

Multi-Core & Parallel Processing



Chapter 7

TIPs Anyone?



Light travels about 1 ft / 10⁻⁹ secs in free space. A Tera-Hertz uniprocessor could have no clock-to-clock path longer than 300 microns (thickness of a hair)...

We already know of problems that require greater than a TIP (Simulations of weather, weapons, brains)

Driving Down the Denominator

Techniques for increasing parallelism:

Pipelining – reasonable for a small number of stages (5-10), after that bypassing and stalls become unmanageable.

Superscalar – replicate data paths and design control logic to discover parallelism in traditional programs.

Explicit parallelism – must learn how to write programs that run on multiple CPUs.

Superscalar Parallelism

- Multiple Functional Units (ALUs, Addr units, etc)
- Multiple instruction dispatch
- Dynamic Pipeline Scheduling
- Speculative execution Instruction Cache Instruction Queue Instr Fetch & ITLB n n-1 **n-**2 Dispatch Main Memory **Operand Buses** Reserv. Stn Reservation Reservation Reservation orwarding Register Station Station Station Issue Branch File Ex Unit Mem Unit & DTLB Ld/St Ex Unit Unit Reorder Data Buffer Cache Buses Result

Popular 5-10 years ago

but the end is near!

Explicit Parallelism

Three key aspects of Parallel computing:

Control, Communications, and types of processing elements

Control	Communication	Processing Elements		
Unified	Shared Memory	Homogeneous		
Distributed	Message Passing	Heterogeneous		

Decoding the Parallel Processor Alphabet Soup:

SIMD - Single-Instruction-Multiple-Data

Unified control, Homogeneous processing elements


VLIW - Very-Long-Instruction-Word


Unified control, Hetrogeneous processing elements

MIMD - Multiple-Instruction-Multiple-Data Distributed control, Message Passing


SMP – Symmetric Multi-Processor

Distributed control, Shared memory, Homogenous PEs






SIMD data path added to a traditional CPU core Register-only operands Core CPU handles memory traffic Partitionable Datapaths for variable-sized "PACKED OPERANDS"



SIMD data path added to a traditional CPU core Register-only operands Core CPU handles memory traffic Partitionable Datapaths for variable-sized "PACKED OPERANDS"


Intel "MMX" Multimedia Extensions



Nice data size for: Graphics, Signal Processing, Multimedia Apps, etc.

SIMD data path added to a traditional CPU core Register-only operands Core CPU manages memory traffic Partitionable Datapaths for variable-sized "PACKED OPERANDS"

Intel "MMX" Multimedia Extensions



MMX instructions: PADDB - add bytes

PADDB - add bytes PADDW - add 16-bit words PADDD - add 32-bit words (unsigned & w/saturation) PSUB{B,W,D} - subtract PMULTLW - multiply low PMULTHW - multiply low PMULTHW - multiply high PMADDW - multiply & add PACK -

UNPACK –

PAND –

POR -

SIMD data path added to a traditional CPU core

Register-only operands Core CPU manages memory traffic

Partitionable Datapaths for variable-sized


"PACKED OPERANDS"

VLIW Variant of SIMD Parallelism

A single-WIDE instruction controls multiple heterogeneous datapaths.


Exposes parallelism to compiler (S/W vs. H/W)

 $IOP_1 RC_1 RA_1 RB_1 IOP_2 RC_2 RA_2 RB_2 FOP FD_1 FA_1 FB_1 FD_2 FA_2 FB_2 MemOP$



MIMD: Multi-CPU Architecture

- Reaction to Superscalar Approach
 - Diminishing returns for H/W to find instruction-level parallelism
 - Improving Superscalar H/W becomes more and more complex
 - Give up, and let the S/W folks figure it out
- Multiple CPUs (each with its own a PC/program)
- H/W focuses on communication
 - Crossbars
 (switches to share multiple buses)
 - Meshes
 (point-to-point store-and-forward communication)
 - Shared Caches and memory interfaces (further taxing a known bottleneck)
- S/W focuses on partitioning of data & algorithms



MIMD Example - Shared memory

SMP – Symmetric Multiprocessors

All processors are identical and share a common main memory

Leverages existing CPU architectures / designs

Easy to migrate "Processes" to "Processors"

Share data and program


Communicate through

shared memory

Easy upgrades (more CPUs)


Problems:

Scalability Synchronization



Symmetric Multiprocessor Fantasies

If one processor is good, N processors are GREAT:




IDEA:

- Run N processes, each on its OWN processor!
- Processors compete for bus mastership, memory access
- Bus SERIALIZES memory operations (via arbitration for mastership) PROBLEM:

The Bus quickly becomes the BOTTLENECK

Multiprocessor with Caches

But, we've seen this problem before. The solution, add CACHES.



Consider the following trivial processes running on P_1 and P_2 :

<u>Program A</u>	<u>Program E</u>		
x = 3;	y = 4;		
<pre>print(y);</pre>	print(x);		

What are the Possible Outcomes?

Simulation of two processors, each with a write-back cache

Processor A	<u>Processor B</u>		
x = 3; print(y);	y = 4; print(x);		
	$ \mathbf{\$}_{B}: \mathbf{x} = 1 \\ \mathbf{y} = 2 $		

All plausible interleaved execution sequences:

CPU aren't seen <u>A prints</u> <u>B prints</u> SEQUENCE by the others x=3; print(y); y=4; print(x); 2 until the corresponding x=3; y=4; print(y); print(x); 2 1 cache line is x=3; y=4; print(x); print(y); 2 1 replaced. 2 y=4; x=3; print(x); print(y); 1 2 y=4; x=3; print(y); print(x); 1 2 y=4; print(x); x=3; print(y);

Modifications

made by one

Compare to Uniprocessor Outcome

But, what are the possible outcomes if we ran Process A and Process B on our single "timed-shared" processor from last lecture?

<u>"Process" A</u>	<u>"Process" B</u>			
x = 3;	y = 4;			
<pre>print(y);</pre>	<pre>print(x);</pre>			

Plausible Uniprocessor execution sequences:

SEQUENCE <u>A prints</u> <u>B prints</u> x=3; print(y); y=4; print(x); 2 x=3; y=4; print(y); print(x); 4 x=3; y=4; print(x); print(y); 4 y=4; x=3; print(x); print(y); 4 y=4; x=3; print(y); print(x); 4 y=4; print(x); x=3; print(y); 4

Notice that the 2 processor outcome "2, 1" does not even appear in our list!

3

3

3

3


3

1


Parallel Sequential Consistency

Semantic constraint:

Result of executing N parallel programs should correspond to some interleaved execution on a single processor.



Cache Incoherence



Q: How does B know that A has changed the value of x?


Cache Coherence Solutions

Problem: A writes data into shared memory; B still sees "stale" cached value.


Solutions:

1. Don't cache shared Read/Write pages. COST: Longer access time to shared memory.

2. Attach cache to shared memory, not to processors... ... share the cache as well as the memory!



3. Make caches talk to each other, maintain a consistent story.




IDEA:

- P_1 writes 3 into x; write-thru cache causes bus transaction.
- P₂, snooping, sees transaction on bus and either INVALIDATES or UPDATES its cached copy of x.

MUST WE use a write-thru strategy? (slows down everyone on writes)

Coherency w/ Write Back



IDEA:

- Various caches can have
 - Multiple SHARED read-only copies; OR
 - One UNSHARED exclusive-access read-write copy.
- Keep STATE of each cache line in extra "tag-like" bits (i.e. Valid, Dirty)
- Add bus protocols -- "messages" -- to allow caches to maintain consistent state

Coherent Cache States

Two-bit STATE in cache line encodes one of M, E, S, I states ("MESI" cache):

INVALID: cache line unused.

SHARED ACCESS: read-only, valid, not dirty. Shared with other read -only copies elsewhere. Must invalidate other copies before writing.

EXCLUSIVE: exclusive copy, not dirty. On write becomes modified.


MODIFIED: exclusive access; read-write, valid, dirty. Must be written back to memory eventually; meanwhile, can be written or read by local processor.

Current state	Read Hit	Read Miss, Snoop Hit	Read Miss, Snoop Miss	Write Hit	Write Miss	Snoop for Read	Snoop for Write	F5M for
Modified	Modified	Invalid (Wr-Back)	Invalid (Wr-Back)	Modified	Invalid (Wr-Back)	Shared (Push)	Invalid (Push)	each cache line!
Exclusive	Exclusive	Invalid	Invalid	Modified	Invalid	Shared	Invalid	
Shared	Shared	Invalid	Invalid	Modified (Invalidate)	Invalid	Shared	Invalid	(FREE!!: Can redefine
Invalid	X	Shared (Fill)	Exclusive (Fill)	X	Modified (Fill-Inv)	x	X	VALID and DIRTY bits)

MESI Examples

Local WRITE request hits cache line in Shared state:


- Send INVALIDATE message forcing other caches to I states
- Change to Modified state, proceed with write.




External Snoop READ hits cache line in Modified

state:

- Write back cache line
- Change to Shared state



Sequential Inconsistency



Plausible sequence of events:

- A writes 3 into x, sends INVALIDATE message.
- B writes 4 into y, sends INVALIDATE message.
- A reads 2 from y, prints it...
- B reads 1 from y, prints it...
- A, B each receive respective INVALIDATE messages.
- FIX: Wait for INVALIDATE messages to be acknowledged before proceeding with a subsequent reads.

COST: Loss of performance (writes stall reads)... must provide for fast invalidates

Who Needs Parallel Sequential Consistency, Anyway?

ALTERNATIVE MEMORY SEMANTICS:

"WEAK" consistency

EASIER GOAL: Memory operations from each processor appear to be performed in order issued by that processor;

Memory operations from different processors may overlap in arbitrary ways (not necessarily consistent with any interleaving).


COMMON APPROACH:

- Weak consistency, by default;
- MEMORY BARRIER instructions: stalls processor until all previous memory operations have completed.

"Dusty Deck" Problem

How do we make our old sequential programs run on parallel machines? After all, what's easier, designing new H/W or rewriting all our S/W?

- Programs have inertia. Familiar languages, S/W engineering practice reinforce "Sequential Programming Semantics"
- By treating PROCESSES or THREADS as a programming constructs... and by assigning each process to a separate processor... we can take advantage of some parallelism.



<u>Programming</u> the Beast

After camping out in the rain Saturday night to get Obama tickets, then staying up all Sunday night to finish his last 411 problem set, Lee Hart fell into a deep sleep only to reawake 10 years



Comp 411 (circa 2012):

```
int factorial(int n) {
    if (n > 0)
        return n*fact(n-1);
    else
        return 1;
}
```


Calls factorial() only n times

```
Runs in O(N) time
```

Comp 411 (circa 2022):

```
int factorial(int n) {
    return facthelp(1, n);
}
```

```
parallel int facthelp(int from, int to) {
    int mid;
    if (from >= to) return from;
    mid = (from + to)/2;
    return (facthelp(from,mid)*facthelp(mid+1,to));
}
```



Calls facthelp() 2n - 1 times (nodes in a binary tree with n leafs). Runs in $O(\log_2(N))$ time (on N processors)

Parallel Processing Summary

Prospects for future CPU architectures:

Pipelining - Well understood, but mined-out Superscalar - Nearing its practical limits SIMD - Limited use for special applications VLIW - Returns controls to S/W. The future?



Prospects for future Computer System architectures: SMP - Limited scalability. Harder than it appears.

MIMD/message-passing - It's been the future for over 20 years now. How to program?

WHAT ABOUT THE FUTURE?

New BOUNDARIES, New PROBLEMS