## CPU Pipelining Issues

What have you been beating your head against?

This pipe stuff makes my head hurt!

Finishing up Chapter 4


#### Structural Data Hazard

Consider LOADS:


Can we fix this

problem using bypass

paths like before?



Source operands that reference



For a lw instruction fetched during clock I, data isn't returned from memory until late into cycle I+3. Bypassing will fix xor but not add!

#### Load Delays

Bypassing CAN'T fix the problem with add since the data simply isn't available! In order to fix it we have to add pipeline interlock hardware to stall the add's execution, or else program around it.

lw	\$t4,0(\$t1)
add	\$t5,\$t1,\$t4
xor	\$t6,\$t3,\$t4

	i	i+1	i+2	i+3	i+4	i+5	i+6
IF	lw	add	xor	xor			
RF		lw	add	add	xor		
ALU			lw	пор	add	xor	
WB				lw	пор	add	xor

Adding stalls to the pipeline in order to assure proper operation is sometimes called inserting pipeline BUBBLES



This requires inserting a MUX just before the instruction register of the ALU stage, IRALU, to annul the add (by inserting a NOP) as well as, clock enables on the PC and IR pipeline registers of earlier pipeline stages to stall the execution without annuling any instructions. This is how the simulator, SPIM works.

#### Punting on Load Interlock

Early versions of MIPS did not include a pipeline interlock, thus, requiring the compiler/programmer to work around it.

	i	i+1	i+2	i+3	i+4	i+5	i+6 _
IF	lw	nop	add	xor			
RF		lw	пор	add	xor		
ALU			lw	пор	add	xor	
WB				lw	пор	add	xor

If compiler knows about load delay, it can often rearrange the code sequence to eliminate the hazard. Many compilers can provide implementation-specific instruction scheduling. This requires no additional H/W, but it leads to awkward instruction semantics. We'll include interlocks in miniMIPS.

### Load Delays (cont'd)

But, but, what about FASTER processors?

FACT: Processors have been become very fast relative to memories!

Can we just stall the pipe longer? Add more NOPs?


ALTERNATIVE: Longer pipelines.

- 1. Add "MEMORY WAIT" stages between INITIATION of load operation and when it returns data.
- 2. Build pipelined memories, so that multiple (say, N) memory transactions can be in progress at once.
- 3. (Optional). Stall pipeline when the N limit is exceeded.

4-Stage pipeline requires READ access in LESS than one clock.

Sadly, this IS the bottleneck of most CPUs. If we want to go faster will have to surround it with pipeline stages

SOLUTION: A 5-Stage pipeline that allows nearly two clocks for data memory accesses...



#### One More Fly in the Ointment

There is one more structural hazard that we have not discussed. That is, the saving, and subsequent accesses, of the return address resulting from the jump-and-link, jal, instruction.

Moreover, given that we have bought into a single delay -slot, which is always executed, we now need to store the address of the instruction FOLLOWING the delay slot instruction.


```
We need to return here, to

PC+8, not PC+4. Once more we need to rewrite the ISA spec!

| Call procedure # call procedure # set arg in delay slot # set arg in delay slot # return address
```


# Return Address Register Writes

```
# The code: Assume Reg[LP] = 100...
                  add
                        $ra,$0,$0
                  jal
                         f
                  addi $ra,$ra,4 # In delay slot
          f:
                        $t0,$ra,$0
                  xor
                                                     Can we make the
                        $r1,$0,$ra
                  or
                                                    regfile accesses of
                  add
                        $t2,$0,$ra
                                                    the 3 instructions
                   i+2
             i+1
                          i+3
                                i+4
                                      i+5
                                             i+6
                                                      following the jal
 IF
     add
             ial
                   addi
                                                    work by bypassing?
                                      add
                         xor
                               or
 RF
            add
                   ial
                         addi
                                            add
                               xor
                                      or
                                                     Where do we get
ALU
                               addi
                  add
                         ial
                                      xor
                                            or
                                                      the right return
MEM
                        add
                               ial
                                      addi
                                            xor
                                                      address from?
 WB
                               add
                                           addi
                                      ial
        BR Decision Time
                                             BR writes
                   ADDI reads
```




On JALs, the register file saves the next address from the DELAY SLOT instruction (often PC+8).

Note this bypass is routed from the PC pipeline not from the ALU output. Thus, we need to add bypass paths for PCMEM.



We need another PCALU bypass.

In this case, the bypass path supplies the \$31 operand for the XOR instruction.




And, we need another PCMEM

bypass.

In this case, the bypass path supplies the \$31 operand for the OR instruction.


PCWB is already taken care of, for the following ADD, using the WB stage bypass at the output of the WDSEL mux.



- We wanted a simple, clean pipeline
  - •broke the sequential semantics of ISA by adding a branch delay-slot and early branch resolution logic
  - •added A/B bypass muxes to get data before it's written to reafile
  - added CLK EN to freeze IF/RF stages so we can wait for 1w to reach WB stage


#### Bypass MUX Details

The previous diagram was oversimplified. Really need for the bypass muxes to precede the A and B muxes to provide the correct values for the jump target (JT), write data, and early branch decision logic.




## Bypass Logic

miniMIPS bypass logic (need two copies for A/B data):



<sup>\*</sup> If instruction is a sw (doesn't write into regfile), set rt for ALU/MEM/WB to \$0



- Added branch delay slot and early branch resolution logic to fix a CONTROL hazard
- Added lots of bypass paths and detection logic to fix various STRUCTURAL hazards
- Added pipeline interlocks to fix load delay STRUCTURAL hazard

4/2/12 Comp 411 - Spring 2012 L18 - Pipeline Issues 15

## Pipeline Summary (I)

- Started with unpipelined implementation
  - direct execute, 1 cycle/instruction
  - it had a long cycle time: mem + regs + alu + mem + wb
- We ended up with a 5-stage pipelined implementation
  - increase throughput (3x???)
  - delayed branch decision (1 cycle)

Chose to execute instruction after branch

- delayed register writeback (3 cycles)

Add bypass paths  $(6 \times 2 = 12)$  to forward correct values

- memory data available only in WB stage

Introduce NOPs at  $IR^{ALU}$ , to stall IF and RF stages until LD result was ready

#### Pipeline Summary (II)

#### Fallacy #1: Pipelining is easy

Smart people get it wrong all of the time! Costs? Re-spins of the design. Force S/W folks to devise program/compiler workarounds.

#### Fallacy #2: Pipelining is independent of ISA

Many ISA decisions impact how easy/costly it is to implement pipelining (i.e. branch semantics, addressing modes). Bad decisions impact future implementations. (delay slot vs. annul?, load interlocks?) and break otherwise clean semantics. For performance, S/W must be aware!

#### Fallacy #3: Increasing Pipeline stages improves performance

Diminishing returns. Increasing complexity. Can introduce unusable delay slots, long interlock stalls.

### RISC = Simplicity???

"The P.T. Barnum World's Tallest Dwarf Competition"
World's Most Complex RISC?

