Pipelined CPUs



This week's lab will be held in Chapman 125

Review of CPU Performance



MIPS = Millions of Instructions/Second

Freq = Clock Frequency, MHz

CPI = Clocks per Instruction

To Increase MIPS:

- 1. DECREASE CPI.
 - RISC simplicity reduces CPI to 1.0.
 - CPI below 1.0? State-of-the-art multiple instruction issue
- 2. INCREASE Freq.
 - Freq limited by delay along longest combinational path; hence
 - **PIPELINING** is the key to improving performance.



miniMIPS Timing

The diagram on the left illustrates the Data Flow through time of miniMIPS

Wanted: longest path

Complications:

- some apparent paths aren't "possible"
- functional units have variable execution times (eg, ALU)
- time axis is not to scale (eg, t_{PD,MEM} is very big!)

Where are the Bottlenecks?



Ultimate Goal: 5-Stage Pipeline

GOAL: Maintain (nearly) 1.0 CPI, but increase clock speed to barely include slowest components (mems, regfile, ALU)

APPROACH: structure processor as 5-stage pipeline:



Instruction Fetch stage: Maintains PC, fetches one instruction per cycle and passes it to
Instruction Decode/Register File stage: Decode control lines and select source operands
ALU stage: Performs specified operation, passes result to
Memory stage: If it's a lw, use ALU result as an address, pass mem data (or ALU result if not lw) to

Write-Back stage: writes result back into register file.

Current miniMIPS Timing

Different instructions use various parts of the data path.



6 n9 Instruction Fetch 2 n9 Instruction Decode 2 n9 Register Prop Delay 5 n9 ALU Operation 4 n9 Branch Target 6 n9 Data Access 1 n9 Register Setup This is an example of a "Asynchronous Globally-Timed" control strategy (see Lecture 18). Such a system would vary the clock period based on the instruction being executed. This leads to complicated timing generation, and, in the end, slower systems, since it is not very compatible with pipelining!



Uniform miniMIPS Timing

With a fixed clock period, we have to allow for the worse case.



6 nS Instruction Fetch 2 nS Instruction Decode 2 nS Register Prop Delay 5 nS ALU Operation 4 nS Branch Target 6 nS Data Access 1 nS Register Setup By accounting for the "worse case" path (i.e. allowing time for each possible combination of operations) we can implement a "Synchronous Globally -Timed" control strategy. This simplifies timing generation, enforces a uniform processing order, and allows for pipelining!

Isn't the net effect just a slower CPU?



2-Stage Pipe Timing

Improves performance by increasing instruction throughput. Ideal speedup is number of pipeline stages in the pipeline.



6 nS Instruction Fetch 2 nS Instruction Decode 2 nS Register Prop Delay 5 nS ALU Operation 4 nS Branch Target 6 nS Data Access 1 nS Register Setup By partitioning each instruction cycle into a "fetch" stage and an "execute" stage, we get a simple pipeline. Why not include the Instruction-Decode/Register-Access time with the Instruction Fetch? You could. But this partitioning allows for a useful variant with 2-cycle loads and stores.



2-Stage w/2-Cycle Loads & Stores

Further improves performance, with slight increase in control complexity. Some 1st generation (pre-cache) RISC processors used this approach.



11/05/2015

2-Stage Pipelined Operation



Pipeline Control Hazards

BUT consider instead:

loop: add \$t1,\$t1,\$t0
 srl \$t2,\$t2,1
 bne \$t2,\$0,loop
 andi \$t0,\$t2,1



This is the cycle where the branch decision is made... but we've already fetched the following instruction which should be executed *only* if branch is not taken!

Pipelining HAZARDS are situations where the next instruction cannot execute in the next clock cycle. There are two forms of hazards, CONTROL and STRUCTURAL.

Branch Delay Slots

PROBLEM: One (or more) instructions following a branch are fetched before the branch decision is made (to take, or not to take).

POSSIBLE SOLUTIONS:

- 1. Make hardware "annul" the instructions following taken branches, e.g., by disabling WERF and WR.
- 2. "Program around it". Either
 - a) Follow each BNE/BEQ with a NOP instruction; or
 - b) Make compiler clever enough to move USEFUL instructions into the branch delay slots
 - i. Always execute instructions in delay slots
 - ii. Conditionally execute instructions in delay slots

• Delay slots also apply to jump instructions: j, jal, and jr

Branch Solution 1

Make the hardware annul instructions in the branch delay slots of a *taken* branch.

loop:	add srl	<pre>\$t1,\$t1,\$t0 \$t2,\$t2,1</pre>
	bne andi	\$t2,\$0,loop \$t0,\$t2,1

. . .



Pros: Programs run identically on both unpipelined and pipelined hardware Cons: in SPEC benchmarks 14% of instructions are *taken* branches \rightarrow 14/114 = 12% of total cycles are annulled

Branch Annulment Hardware



Branch Alternative 2a

Always fill branch delay slots with NOP instructions. Worse than H/W annulment. NOPs get executed whether branches are taken or not.





Pros: Does not require H/W modifications, only compiler changes Cons: NOPs make code longer; >12% of cycles spent executing NOPs

Branch Alternative 2b(i)

loop:

srl

add

bne

srl

\$t2,\$t2,1

\$t2,\$t2,1

\$t1,\$t1,\$t0

\$t2,\$0,loop

Put USEFUL instructions in the branch delay slots; remember they will be executed whether the branch is taken or not

This breaks the		i	i+1	i+2	i+3	I ⁱ⁺⁴	i+5	i+6	I
"SEQUENTIAL SEMANTICS" of the	IF	srl	add	bne	srl	add	bne	srl	
branch takes place after the instruction	EXE_		srl	add	bne	srl	add	bne	
in the DELAY SLOT is executed.			I	I	' t_	Branch	taken		I

Effectively a NOP if the branch is not taken. (if (\$t2 == 0) then $t^2 >> 1 == 0$

However, finding an instruction that behaves like a NOP when not taken can be tricky,

Pros: only one "extra" instruction is executed (on last iteration) Cons: finding "useful" instructions that should always be executed is difficult; clever rewrite may be required. Program executes differently on unpipelined implementation.

This is the standard approach for pipelined MIPS implementations

Branch Alternative 2b(ii)



Pros: only one instruction is annulled (on last iteration); about 70% of branch delay slots can be filled with useful instructions
Cons: Program executes differently on naïve unpipelined implementation; difficult to utilize with more than one delay slot.

Architectural Issue: Branch Decision Timing

How is the number of branch delay slots determined? Depends on "where" in the pipeline the "branch decision" is made relative to where instructions are fetched.

Consider the 5-stage miniMIPS pipeline shown on the right.

What stage is the branch decision made?

```
beq rs,rt,offset
if (Reg[rs] == Reg[rt])
PC ← PC + 4 + 4*SEXT(offset)
The decision is based on the ALU's
Z-flag, which is determined at the very
end of the ALU stage, 2 stages after
the instruction fetch. Therefore, a
naïve 5-stage pipelined miniMIPS
implementation has at least TWO
branch delay slots.
```



Early Branch Decision Hardware





4-Stage miniMIPS Operation

Consider a sequence of instructions:

addi \$t0,\$t0,1
sll \$t1,\$t1,2
andi \$t2,\$t2,15
sub \$t3,\$0,\$t3
...

TIME (cycles)

Executed on our 4-stage pipeline:

i+1 i+2 i+3 i+4 i+5 i+6 i IF addi ട്വി sub andi • • • - Pipeline RF addi ട്വി andi sub ••• ALU addi sll andi sub ... WB addi sll andi sub

Pipeline "Structural Hazard"

BUT consider instead:



One of our source

i+1 i+2 i+3 i+4 i+5 i+6 i IF addi ഴി sub andi RF addi ഴി andi sub andi addi sll ALU sub andi WB addi sll sub

Oops! sll is trying to read Reg[8] (\$tO) during cycle l+2 but addi doesn't write its result into Reg[8] until the end of cycle l+3! Stuff like this never happened when we did pipelining last time. Why now?

Before, we forbade feedback. Can't do that with a useful CPU.

How do we fix this one?



Data Hazard Solution 1

"Program around it"

... document weirdo semantics, declare it a software problem.

as

- Breaks sequential semantics!

(Order of instruction execution is not obvious)

- Costs code efficiency.

EXAMPLE: Rewrite

addi	\$t0,\$t0,1
sll	\$t1,\$t0,2
andi	\$t2,\$t2,15
sub	\$t3,\$0,\$t3

addi \$t0,\$t0,1
andi \$t2,\$t2,15
sub \$t3,\$0,\$t3
sll \$t1,\$t0,2



Data Hazard Solution 2

Stall the pipeline

(add bubbles/disable update to IR^xs and PC^xs): Freeze IF, RF stages for 2 cycles, inserting NOPs into ALU-stage instruction register

	i	i+1	i+2	i+3	i+4	i+5	i+6	
IF	addi	əll	andi	andi	andi	sub		
RF		addi	ell	ଚାା	sll	andi	sub	
ALU			addi	NOP	NOP	ell	andi	
WB				addi	NOP	NOP	୭୩	
							1	_

Drawback: Added NOPs "waste" cycles. Lot's of wasted cycles. (A large percentage of instructions depend on results from the immediately preceding instruction)

Data Hazard Solution 3

Bypass (aka forwarding) Paths:

Add extra data paths & control logic to re-route data in problem cases.

	i	i+1	i+2	i+3	i+4	i+5	i+6
IF	addi	ଚାା	andi	sub			
RF		addi	ell 🛉	andi	sub		
ALU			addi	ଚା	andi	sub	
WB				addi	sll	andi	sub

IDEA: The ALU result from the addi, which WILL BE WRITTEN into the register file at the end of cycle I+3, is actually available at output of the ALU near the end of cycle I+2 – just in time for it to be input into the ALU of the sll in the RF stage! Thus, using it before it is actually written into the register!

Bypass Paths (I)



Bypass Paths (II)



SELECT this BYPASS path if

 Op^{RF} uses Rs^{RF} as a source and $Rs^{RF} != O$ and not using ALU bypass and WERF = 1 and $Rs^{RF} = WA$

Why not get it from the register file? It's being written this cycle!



Next Time

