



Building a Computer




One More Functional Unit

Thus far, our building blocks units have focused on logical and arithmetic functions. We'll also need functional units for storing intermediate results. By now, we are used to the notion of building wide registers. Now we add a control that enables the loading of a register.




EN	D	CLK	Q_N	Q_{N+1}
X	X	0	0	0
X	X	0	1	1
X	X	1	0	0
X	X	1	1	1
0	X	↑	0	0
0	X	↑	1	1
1	0	↑	X	0
1	1	↑	X	1




A Register File

We can also construct an addressable array of registers



A Multi-Ported Register File

Multiple read ports by simply adding more output MUXs




THIS IS IT!


“Motivating Force” or “Inciting Incident”

This is the point in the course where the PLOT actually begins. We are now ready to build a computer.

The ingredients are all in place, now it is time to build a legitimate computer. One that executes instructions, much the way any desktop, tablet, smart phone, or other computer does.



The MIPS ISA



R-type: ALU with Register operands
 $\text{Reg}[rd] \leftarrow \text{Reg}[rs] \text{ op } \text{Reg}[rt]$




I-type: ALU with constant operand
 $\text{Reg}[rt] \leftarrow \text{Reg}[rs] \text{ op } \text{SEXT}(\text{immediate})$



I-type: Load and Store
 $\text{Reg}[rt] \leftarrow \text{Mem}[\text{Reg}[rs] + \text{SEXT}(\text{immediate})]$
 $\text{Mem}[\text{Reg}[rs] + \text{SEXT}(\text{immediate})] \leftarrow \text{Reg}[rt]$



I-type: Branch Instructions
 if ($\text{Reg}[rs] == \text{Reg}[rt]$) $\text{PC} \leftarrow \text{PC} + 4 + 4 * \text{SEXT}(\text{immediate})$
 if ($\text{Reg}[rs] != \text{Reg}[rt]$) $\text{PC} \leftarrow \text{PC} + 4 + 4 * \text{SEXT}(\text{immediate})$



J-type: jump
 $\text{PC} \leftarrow (\text{PC} \& \text{0xf0000000}) \mid 4 * (\text{immediate})$

- The MIPS instruction set as seen from a Hardware Perspective

Instruction classes distinguished by types:

- 1) 3-operand ALU
- 2) ALU w/immediate
- 3) Loads/Stores
- 4) Branches
- 5) Jumps

Design Approach


Incremental Featurism

Each instruction class can be implemented using a simple component repertoire. We'll try implementing data paths for each class individually, and merge them as we go (using MUXes, etc).


Steps:

1. 3-Operand ALU instructions
2. ALU w/immediate instructions
2. Load & Store Instructions
3. Jump & Branch instructions
4. Leftovers
5. Reset & Exceptions

Our Bag of Components:






Registers



Muxes




ALU & adders



Memories


A Few ALU Tweaks

Let's review the ALU that we built a few lectures ago.



Instruction Fetch/Decode

- Use a “counter” to FETCH the next instruction:
PROGRAM COUNTER (PC)



- use PC as memory address
- add 4 to current PC, and update on the next rising clock
- fetch instruction from memory
 - use some instruction fields directly (register numbers, 16-bit constant)
 - use bits <31:26> and <5:0> to generate controls

A “counter” is an FSM where the “next state” is just the “current state” plus some constant



MIPS Instruction Decoding Ring


OP	000	001	010	011	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
011								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010								
011	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

3-Operand ALU Data Path





R-type: ALU with Register operands
 $\text{Reg}[rd] \leftarrow \text{Reg}[rs] \text{ op } \text{Reg}[rt]$



All of these instructions modify the contents of their destination register, r_d , thus, the Write-Enable-Register-File control line, WERF is always a "1"

Control Logic



ALUFN
 WERF

MIPS Instruction Decoding Ring


OP	000	001	010	011	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
011								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010								
011	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

Shift Instructions



R-type: ALU with Register operands
 sll: $\text{Reg}[rd] \leftarrow \text{Reg}[rt] \text{ (shift) shamt}$
 sllv: $\text{Reg}[rd] \leftarrow \text{Reg}[rt] \text{ (shift) Reg}[rs]$



These instructions also modify r_d , thus, WERF is "1". They also need to re-route part of the instruction (shamt) to be the A input of the ALU. The ASEL control line accomplishes this.




MIPS Instruction Decoding Ring

OP	000	001	010	011	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
011								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010								
011	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

ALU with Immediate



MIPS Instruction Decoding Ring


OP	000	001	010	011	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
011								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010								
011	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

Store Instruction



I-type: Store
 $Mem[Reg[r_s] + SEXT(immediate)] \leftarrow Reg[r_t]$



The memory address for SW is computed the same way as for LW. SW stores the contents of the register specified by r_t at the computed address. No register contents are changed (WERF = "0").

This requires the second output port of register file to be routed to the Write Data (WD) port of the memory. We generate a new control, Wr , to cause memory to perform this write.


- SEXT
- BSEL
- WDSSEL
- ALUFN
- Wr
- WERF
- ASEL

MIPS Instruction Decoding Ring

OP	000	001	010	011	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
011								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010								
011	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

JMP Instructions



The first step is to provide some means for loading the PC with a value other than PC+4. A mux with a PCSEL control line provides this.


To support the JAL instruction we need to save PC+4 into register "31". This requires that we rework the mux on the WA input of the register file to allow the constant "31" to be selected and that we provide a path so that PC+4 can be written into the register file as controlled by WDSEL.

MIPS Instruction Decoding Ring

OP	000	001	010	011	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
011								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010								
011	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

BEQ/BNE Instructions



R-type: Branch Instructions
 if ($Reg[r_s] == Reg[r_t]$) $PC \leftarrow PC + 4 + 4 * SEXT(immediate)$
 if ($Reg[r_s] != Reg[r_t]$) $PC \leftarrow PC + 4 + 4 * SEXT(immediate)$

That "x4" unit is trivial. I'll just wire the input shifted over 2-bit positions.



Why add, another adder? Couldn't we reuse the one in the ALU? Nope, it needs to do a subtraction.




The branch instructions, BEQ and BNE, need an adder to compute the Branch Target (BT) address. They also configure the ALU to subtract the contents of r_t from r_s ($ASEL=0$, $BSEL=0$, $WERF=0$). Depending on the instruction and whether the result is zero, it will set PCSEL to select either BT or $PC+4$.

MIPS Instruction Decoding Ring

OP	000	001	010	011	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
011								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010								
011	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

Jump Indirect Instructions



The instructions, JR and JALR, set the next PC using the contents of the register specified by r_s . This requires the the output of the first register port be routed to the mux used to load the next PC.


The JALR instruction reuses the connections from JAL that allow PC+4 to be stored in "31".

MIPS Instruction Decoding Ring

OP	000	001	010	011	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
011								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
001	jr	jalr						
010								
011	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

Loose Ends



The SET immediate instructions use the ALU paths that we added to route a "0" or a "1" to the ALU output based on the condition flags that result from subtracting a sign-extended immediate value from r_s (BSEL=1).




I-type: set on less than & set on less than unsigned immediate

slti: if ($\text{Reg}[r_s] < \text{SEXT}(\text{imm})$) $\text{Reg}[r_t] \leftarrow 1$; else $\text{Reg}[r_t] \leftarrow 0$


sltiu: if ($\text{Reg}[r_s] < \text{SEXT}(\text{imm})$) $\text{Reg}[r_t] \leftarrow 1$; else $\text{Reg}[r_t] \leftarrow 0$

Reminder:
To evaluate $(A < B)$ we first compute $A - B$ and look at the flags.

 $LT = N \oplus V$
 $LTU = C$



More Loose Ends



R-type: set on less than & set on less than unsigned


slt: if ($\text{Reg}[rs] < \text{Reg}[rt]$) $\text{Reg}[rd] \leftarrow 1$; else $\text{Reg}[rd] \leftarrow 0$

sltu: if ($\text{Reg}[rs] < \text{Reg}[rt]$) $\text{Reg}[rd] \leftarrow 1$; else $\text{Reg}[rd] \leftarrow 0$


Similarly, the SET ALU route a "0" or a "1" to the ALU output based on the condition flags that result from subtracting a r_t from r_s ($\text{BSEL}=0$).

Reminder:
To evaluate $(A < B)$ we first compute $A-B$ and look at the flags.

 $LT = N \oplus V$
 $LTU = C$



LUI Ends




Reset, Interrupts, and Exceptions

FIRST, we need some way to get our machine into a known initial state. This doesn't mean that all registers will be initialized, just that we'll know where to fetch the first instruction. We'll call this control input, RESET

We'd also like **RECOVERABLE INTERRUPTS** for

- FAULTS (eg, Illegal or unimplemented Instruction)
 - CPU or SYSTEM generated [synchronous]
- TRAPS & system calls (eg, read-a-character)
 - CPU generated [synchronous, caused by an instruction]
(Implemented as an "agreed" upon Illegal instruction)
- I/O events (eg, key press)
 - externally generated [asynchronous]

These are
"Software"
notions of
synchrony
and
asynchrony.



EXCEPTION GOAL: Interrupt running program, invoke exception handler, return to continue execution.


Exceptions

$0x80000000$
 $0x80000040$
 $0x80000080$

Reset: $PC \leftarrow 0x80000000$


Bad Opcode: $Reg[27] \leftarrow PC+4; PC \leftarrow 0x80000040$

IRQ: $Reg[27] \leftarrow PC+4; PC \leftarrow 0x80000080$



These inputs should probably be registered a few times to avoid metastability problems





This is a complete 32-bit processor. Although designed in one class lecture, it executes the majority of the MIPS R2000 instruction set.

- Executes one instruction per clock
- All that's left is the control logic design

MIPS Control

The control unit can be implemented using a ROM

Instruction	R E S E T	I R Q	Z	N	V	C	P C S E L	S E X T	W A S E L	W D S E L	ALUFN				W R	W E R F	A S E L	B S E L
											Sub	Bool	Shft	Math				
---	1	X	X	X	X	X	4	0	0	0	0	00	0	0	0	0	0	0
---	0	1	X	X	X	X	6	0	3	0	0	00	0	0	0	0	0	0
add	0	0	X	X	0	X	0	0	0	1	0	00	0	1	0	1	0	0
sll																		
andi																		
lw	0	0	X	X	X	X	0	1	1	2	0	XX	0	1	0	1	0	1
sw	0	0	X	X	X	X	0	1	X	X	0	XX	0	1	1	0	0	1
beq	0	0	0	X	X	X	0	1	X	X	1	XX	0	1	0	0	0	0
beq	0	0	1	X	X	X	1	1	X	X	1	XX	0	1	0	0	0	0
lui																		

UNC miniMIPS

