




Transistors and Logic




- 1) The “Digital” contract
- 2) Encoding bits with voltages
- 3) Processing bits with transistors
- 4) Gates
- 5) Large fanout gates
- 6) Truth-table SOP Realizations
- 7) Multiplexer Logic



Where Are We?

Things we know so far -

- 1) Computers process information
- 2) Information is measured in bits
- 3) Data can be represented as groups of bits
- 4) Computer instructions are encoded as bits
- 5) Computer instructions are just data




6) But, we don't want to deal with bits...

So we invent ASSEMBLY Language

7) Even that is too low-level...

So we invent COMPILERS to generate assembly code and assemblers to generate the final bits ...




But, how are all these bits PROCESSED?


A Substrate for Computation

We can build devices for processing and representing bits using almost any physical phenomenon

Wait! Those last ones might have potential...



- ~~neutrino flux~~
- ~~trained elephants~~
- ~~engraved stone tablets~~
- ~~orbits of planets~~
- ~~sequences of amino acids~~
- ~~polarization of a photon~~



Using Electromagnetic Phenomena

Some EM things we could encode bits with:

voltages

phase

currents

frequency

With today's technologies **voltages** are most often used.

Voltage pros:

easy generation, detection

voltage changes can be very fast


lots of engineering knowledge

Voltage cons:

easily affected by environment

DC connectivity required?

R & C effects slow things down



Representing Information with Voltage

Representation of each point (x, y) on a B&W Picture:

0 volts: BLACK
1 volt: WHITE
0.37 volts: 37% Gray
etc.


Representation of a picture:
Scan points in some prescribed
raster order... generate voltage
waveform



How much information
at each point?

Information Processing = Computation


First, let's introduce some processing blocks:



Let's build a system!



input



(Reality)



output

Why Did Our System Fail?

Why doesn't reality match theory?

1. COPY Operator doesn't work right
2. INVERSION Operator doesn't work right
3. Theory is imperfect
4. Reality is imperfect
5. Our system architecture stinks




ANSWER: all of the above!

Noise and inaccuracy are inevitable; we can't reliably reproduce infinite information-- we must **design our system to tolerate some amount of error** if it is to process information reliably.

The Key to System Design

A **SYSTEM** is a structure that is “*guaranteed*” to exhibit a specified behavior, assuming **all of its components** obey their specified behaviors.



How is this achieved? **Through Contracts**


Every system component will have clear obligations and responsibilities. If these are maintained we have every right to expect the system to behave as planned. If contracts are violated all bets are off.

The Digital Panacea ...

Why DIGITAL?

... because it keeps the contracts SIMPLE!


It's the price we pay for this robustness



All the information that we transfer
between components is only 1 crummy bit!

But, in exchange, we get reliable, modular, and
reproducible systems.

The Digital Abstraction




Keep in mind, **the world is not digital, we engineer it to behave that way.**
We must use real physical phenomena to implement digital designs!

A Digital Processing Element

Static Discipline

- A **combinational device** is a circuit element that has
 - one or more digital *inputs*
 - one or more digital *outputs*
 - a *functional specification* that details the value of each output for every possible combination of valid input values
 - a *timing specification* consisting (at minimum) of an upper bound propagation delay, t_{pd} , on the required time for the device to compute the specified **valid** output values from an arbitrary set of stable, **valid** input values



A Combinational Digital System



- A *system* of interconnected elements is *combinational* if
 - each circuit element is combinational
 - every input is connected to exactly one output or directly to some source of 0's or 1's
 - the circuit contains no directed cycles

No feedback (yet!)


- But, in order to realize digital processing elements we have one more requirement!

A definition for a VALID input
and a VALID output!

Valid = Noise Margins






- Key idea:
Don't allow "0" to be mistaken for a "1" or vice versa
- Use the same "uniform bit-representation convention", for every component in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "0" and "1".
- Ensure the valid input range is more tolerant (larger) than the valid output range

Our definition of valid does not preclude inputs and outputs from passing through invalid values. In fact, they must, but only during transitions. Our specifications allow for this (i.e. outputs are specified sometime (T_{pd}) after after inputs become valid).



Digital Processing Elements

Some digital processing elements occur so frequently that we give them special names and symbols








Q: What is the point of a buffer?
Doesn't a wire do the same thing?
A: A buffer restores marginal digital signals, because the output is as good or "better" than the input (i.e. it solves that bad image problem from slide 7).



Digital Processing Elements

Some digital processing elements occur so frequently that we give them special names and symbols




In honor of the richest man in the world we will henceforth refer to digital processing elements as "GATES"

From What Do We Make Digital Devices?

- A *controllable switch* is the common link of all computing technologies
- How do you control voltages with a switch?
- By creating and opening paths between higher and lower potentials

This symbol indicates a “high” potential, or the voltage of the power supply




This symbol indicates a “low” or ground potential



N-Channel Field-Effect Transistors (NFETs)

When the gate voltage is high, the switch closes. Good at pulling things "low".

Operating regions:



cut-off:
 $V_{GS} < V_{TH}$ ← 0.8V





linear:

$V_{GS} \geq V_{TH}$
 $V_{DS} < V_{Dsat}$ ← $V_{GS} - V_{TH}$




saturation:

$V_{GS} \geq V_{TH}$
 $V_{DS} \geq V_{Dsat}$







P-Channel Field-Effect Transistors (PFETs)




When the gate voltage is low, the switch closes. Good at pulling things "high".


Operating regions:



Finally... Using Transistors to Build Logic Gates!




CMOS Inverter




"Digital" Transistor Abstraction

- Transistors are extremely flexible, but fickle analog devices.
- If we limit how we use them, (i.e. adopt conventions), they can act as robust digital devices.
- Which we can treat as a simple switch abstraction.

N-channel FET,
a 3-input device





Convention: The S terminal of an N-FET
will be connected to either ground or
the D terminal of another N-FET



P-channel FET,
a 3-input device

Convention: The D terminal of a P-FET
will be connected to either the supply
(the voltage representing "1") or the S
terminal of another P-FET



Complementary Pullups and Pulldowns

This is what the “C”
in CMOS stands for!


We design components with *complementary* pullup and pulldown logic (i.e., the pulldown should be “on” when the pullup is “off” and vice versa).

pullup	pulldown	$F(A_1, \dots, A_n)$
on	off	driven “1”
off	on	driven “0”
on	on	driven “X”
off	off	no connection



Since there’s plenty of capacitance on output nodes, so when the output becomes disconnected it tends to “remember” its previous voltage— at least for a while. The “memory” is the load capacitor’s charge. Leakage currents will cause eventual decay of the charge (that’s why DRAMs need to be refreshed!).

CMOS Complements


What a nice V_{OH} you have...



Thanks. It runs in the family...




conducts when A is high




conducts when A is low

Series N connections:




conducts when A is high
and B is high: $A \cdot B$




Parallel P connections:

conducts when A is low
or B is low: $\overline{A+B} = \overline{A \cdot B}$

Parallel N connections:




conducts when A is high
or B is high: $A+B$



Series P connections:

conducts when A is low
and B is low: $\overline{A \cdot B} = \overline{A+B}$


A Two Input Logic Gate



What function does this gate compute?

A	B	C
0	0	
0	1	
1	0	
1	1	

Here's Another...




What function does this gate compute?

A	B	C
0	0	
0	1	
1	0	
1	1	


General CMOS Gate Recipe

Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is '0')


e.g., $F = \overline{A*(B+C)}$



Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets



Step 3. Combine pfet pullup network from Step 2 with nfet pulldown network from Step 1 to form fully-complementary CMOS gate.



But isn't it hard to wire it all up?




One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(\text{A}, \text{AND}(\text{B}, \text{C})))$$

Step 1: The pull-down network

Step 2: The complementary pull-up network



One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0


Step 1: The pull-down network

Step 2: The complementary pull-up network

Step 3: Combine and Verify




OBSERVATION: **CMOS gates tend to be inverting!** Precisely, one or more "0" inputs are necessary to generate a "1" output, and one or more "1" inputs are necessary to generate a "0" output. Why?



Now We're Ready to Design Stuff!

We need to start somewhere –
usually with a functional specification



If you are like most pragmatists you'd rather be given a table or formula than solve a puzzle to understand a function. The fact is, **any combinational function can be expressed as a table.**

"**Truth tables**" are a concise description of the combinational system's function, where an output is specified for *every* input combination.


Conversely, **any computation performed by a combinational system can be expressed as a truth table.**

Truth Table

C	B	A	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Where Do We Start?

We want to build a computer!



What do we do?

Thus far, we
have a few gates?

(AND, OR, which we haven't made yet.
An Inverter, and those funky CMOS
things that we have made.)

We need

... a systematic approach for designing logic

A Slight Diversion

Are we sure we have all the gates we need?

How many two-input gates are there?

AND		OR		NAND		NOR	
AB	Y	AB	Y	AB	Y	AB	Y
00	0	00	0	00	1	00	1
01	0	01	1	01	1	01	0
10	0	10	1	10	1	10	0
11	1	11	1	11	0	11	0



Hum... all of these have 2-inputs (no surprise)

... 2 inputs have 4 permutations, giving 2^2 output cases

How many permutations of 4 outputs are there? 2^4

Generalizing, there are 2^{2^N} , N-input gates!

Show me the Gates!

There are only 16 possible 2-input gates
 ... some we know already, others are just silly

How many of these gates can be implemented using a single CMOS gate?



I N P U T A B																	
	Z E R O	A N D	A >	A >	B >	X O R	X O R	X O R	X O R	X O R	X O R	X O R	X O R	X O R	X O R	X O R	
00	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	1
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	1
11	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1




Do we need all of these gates?

Nope. We can describe them all using only AND, OR, and NOT.

But, we can compose gates using others

B > A	
AB	Y
00	0
01	1
10	0
11	0

XOR	
AB	Y
00	0
01	1
10	1
11	0



The TRICK is to OR the ANDs of all input combinations that generate an output of "1". You don't need the OR gate if only one input combination results in a "1".

How many different gates do we really need?

We can always do it with 3 different types of gates, and sometimes with 2, but, can we use fewer?



You need Inverters to handle input combinations involving "0"s, ANDs, and ORs.

One Will Do!


NANDs and NORs are UNIVERSAL

A UNIVERSAL gate is one that can be used to implement **ANY* COMBINATIONAL FUNCTION*. There are many UNIVERSAL gates, but not all gates are UNIVERSAL.



Q: What is a COMBINATIONAL FUNCTION?


A: Any function that can be written as a truth table.



Ah!, but what if we want more than 2-inputs

Stupid Gate Tricks


Suppose we have some 2-input XOR gates:



$$t_{pd} = 1 \text{ nS}$$

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

And we want an N-input XOR:




output = 1
iff number of 1s
input is ODD
("PARITY")

$$t_{pd} = N \text{ nS} \text{ -- WORST CASE.}$$

Can we compute N-input XOR faster?

I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has $O(\underline{\log N})$ levels...

Signal propagation takes $O(\underline{\log N})$ gate delays.

EVERY N-Input Combinational function be implemented using only 2-input gates? But, its handy to have gates with more than 2-inputs if needed.

Our first Design Approach

Truth Table

C	B	A	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

1) Write out our functional spec as a truth table

2) Write down a Boolean expression for every '1' in the output

$$Y = \overline{C}BA + \overline{C}B\overline{A} + C\overline{B}\overline{A} + CBA$$

3) Wire up the ideal gates, replace them with equivalent realizable gates, call it a day, and go home!

An "ideal" gate might have any number of inputs, and might not be directly realizable as a single CMOS gate.



- it's systematic!
- it works!
- it's easy!
- we get to go home!



This approach will always give us logic expressions in a particular form:

SUM-OF-PRODUCTS


Straightforward Synthesis

We can implement

SUM-OF-PRODUCTS

with just three levels of
logic.


INVERTERS/AND/OR




Other Useful Gate Structures

NAND-NAND

$$\overline{AB} = \overline{A} + \overline{B}$$



"Pushing Bubbles"





$$xyz = \overline{\overline{x} + \overline{y} + \overline{z}}$$

DeMorgan's Laws

$$\overline{AB} = \overline{A+B}$$



NOR-NOR



$$\overline{x + y} = \overline{x} \overline{y}$$



More Useful Gate Structures

AOI (AND-OR-INVERT)




AOI and OAI structures can be realized as a single CMOS gate. However, their function is equivalent to 3 levels of logic.

OAI (OR-AND-INVERT)




An OAI's DeMorgan equivalent is usually easier to think about.



An Interesting 3-Input Gate


Based on C, select the A or B input to be copied to the output Y.

Truth Table




C	B	A	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

2-input Multiplexer





schematic





MUX Compositions and Shortcuts

A 4-input Mux
(implemented as
a tree)



A 4-bit wide
2-input Mux




Mux Function Synthesis

Consider implementation of some arbitrary
Combinational function, $F(A,B,C)$

... using a MULTIPLEXER
as the only circuit element:

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Mux Logic:
An example of
"structured" logic
synthesis




Small Improvements

We can apply certain optimizations to MUX Function synthesis

Desired Logic Function

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



- Largely by inspection or exhaustive search

- N-input gate with N-1 input MUX & one inverter



Next Time

Binary Arithmetic

Circuits that:

ADD

SUBTRACT

SHIFT

