


# ALL MEMORIES AREN'T CREATED EQUAL




Quantity vs Speed...

Memory systems can be either: • BIG and SLOW... or • SMALL and FAST.

Is there an ARCHITECTURAL solution to this DILEMMA?



### TRICKS FOR INCREASING THROUGHPUT





#### Address[31:4] Addr Addr Addr Addr MEM MEM MEM MEM Data Data Data Data Address[3:2] 0 2 3 Where did If only the lower order Address[1:0] go? addresses change, we need only wait the T<sub>pd</sub> of the mux.

- Sandy bridge
- Ivy bridge



The second thing that should try when asked to speed up a digital design...


### Interleaving

Accessing 4 memories at the same time has 4x the throughput. Also, every 4th word is in a different memory.

A limitation of both pipelining and interleaving is their assumption that addresses are sequential!

Which is *approximately* true!





MEMORY TRACE -A temporal sequence of memory references (addresses) from a real program.

#### TWO KEY OBSERVATIONS:

#### TEMPORAL LOCALITY -

If an item is referenced, it will tend to be referenced again soon

#### SPATIAL LOCALITY -


If an item is referenced, nearby items will tend to be referenced soon.



# EXPLOITING THE MEMORY HIERARCHY


Approach I (Cray, others): Expose Hierarchy

- Registers, Main Memory,
   Disk each available as
  - storage alternatives;
- · Tell programmers: "Use them wisely"




#### Approach 2: Hide Hierarchy

- Programming model: SINGLE kind of memory, single address space.
- Machine AUTOMATICALLY assigns locations to fast or slow memory, depending on usage patterns.



### THE CACHE CONCEPT:

#### PROGRAM-TRANSPARENT MEMORY HIERARCHY



Cache contains TEMPORARY COPIES of selected main-memory locations... eg. Mem[100] = 37 GOALS:

- Improve the average access time
   α HIT RATIO: Fraction of refs found in CACHE.
  - (1- $\alpha$ ) MISS RATIO: Remaining references.

$$t_{ave} = \alpha t_{c} + (1-\alpha)(t_{c} + t_{m}) = t_{c} + (1-\alpha)t_{m}$$

2) Transparency (compatibility, programming ease)



Why, on a miss, do I incur the access penalty for both main memory and cache?

### HOW HIGH OF A HIT RATIO?



Suppose we can easily build an on-chip static memory with a 800 pS access time, but the fastest dynamic memories that we can buy for main memory have an average access time of 10 nS. How high of a hit rate do we need to sustain an average access time of 1 nS?


Solve for 
$$\alpha$$
:  $t_{ave} = t_c + (1-\alpha)t_m$   
 $\alpha = 1 - (t_{ave} - t_c)/t_m = 1 - (1-0.8)/10 = 98\%$ 

Wow, caches really need to be good! And they are!

### BASIC CACHE ALGORITHM




9



### SEARCHING FOR TAGS



Associativity: Degree of parallelism used to lookup tags



11/17/2022


Comp 311 - Fall 2022

#### THE OTHER EXTREME



Direct-mapped: If it is in cache it is in exactly one place

Non-associative or "one-way" associative. No parallelism. Uses only one *comparator* and ordinary RAM for tags: Low-cost leader:



#### DIRECT-MAPPED EXAMPLE



With 8-byte lines, 3 low-order bits determine the byte within the line. With 4 cache lines, the next 2 bits can be used to decide which line to use Memory

$1024_{10} = 1000000000_2 \rightarrow \text{line} = 00_2 = 0_{10}$
$1000_{10} = 01111101000_2 \rightarrow \text{line} = 01_2 = 1_{10}$
$1040_{10} = 10000010000_2 \rightarrow \text{line} = 10_2 = 2_{10}$

	Cache		
Line 0	1024	44	99
Line 1	1000	17	23
Line 2	1040	1	4
Line 3	1016	29	38
ľ	Tag Data		

hae which line			
Memory			
1000	17		
1004	23		
1008	11		
1012	5		
1016	29		
1020	38		
1024	44		
1028	99		
1032	97		
1036	25		
1040	1		
1044	4		

11/17/2022

#### DIRECT-MAPPED MISS

What happens when we now ask for address 1008?

$$1008_{10} = 01111110000_2 \rightarrow \text{line} = 10_2 = 2_{10}$$

but earlier we put 1040 there ...

$$1040_{10} = 10000010000_2 \rightarrow \text{line} = 10_2 = 2_{10}$$

	Cache		
Line 0	1024	44	99
Line 1	1000	17	23
Line 2	1008	11	5
Line 3	1016	29	38
	Tag Data		

Ν	Nemory
1000	17
1004	23
1008	11
1012	5
1016	29
1020	38
1024	44
1028	99
1032	97
1036	25
1040	1
1044	4



### FULLY-ASSOC. VS. DIRECT-MAPPED

Fully-associative N-line cache:

- N tag comparators, registers used for tag/data storage (\$\$\$)
- Location A can be stored in ANY of the N cache lines; no "collisions"
- Needs a replacement strategy to pick which line to use when loading new word(s) into cache

COLLISIONs occur when there are Multiple items that we'd like to keep cached, we have room, but our management policies only keeps a subset of them.


Direct-mapped N-line cache:

- One tag comparator, SRAM used for tag/data storage (\$)
- Location A is stored in a SPECIFIC line of the cache determined by its address; address "collisions" possible
- Replacement strategy not needed: each word can only be cached in one specific cache line












### ASSOCIATIVITY VS. MISS RATE



## HANDLING WRITES



Observation: Most (80+%) of memory accesses are READs, but writes are essential. How should we handle writes?

#### Policies:

- WRITE-THROUGH: CPU writes are cached, but also written to main memory (stalling the CPU until write is completed). Memory always holds "the truth".
- WRITE-BACK: CPU writes are cached, but not immediately written to main memory. Memory contents can become "stale".


#### Additional Enhancements:


• WRITE-BUFFERS: For either write-through or write-back, writes to main memory are buffered. CPU keeps executing while writes are completed (in order) in the background.

What combination has the highest performance?


#### WRITE-THROUGH












```
HIT: X = TAG(i), for some cache line I
   READ: return DATA(i)
   WRITE: change DATA(i); Start Write to Mem[X]
MISS: X not found in TAG of any cache line
   REPLACEMENT SELECTION
       Select some line k to hold Mem[X]
       Write Back: Write Data(k) to Mem[Taq[k]]
   READ: Read Mem[X]
          Set TAG[k] = X, DATA[k] = Mem[X]
   WRITE: Start Write to Mem[X]
          Set TAG[k] = X. DATA[k] = new Mem[X]
```

WRITE-BACK W/ "DIRTY" BITS



### CACHE DESIGN SUMMARY



Various design decisions the affect cache performance

- Block size, exploits spatial locality, saves tag H/W, but, if blocks are too large you can load unneeded items at the expense of needed ones
- Write policies
- Write-through Keeps memory and cache consistent, but high memory traffic
- Write-back allows memory to become STALE, but reduces memory traffic

No simple answers, in the real-world cache designs are based on simulations using memory traces.