





THE GOAL OF PIPELINING



• Recall our measure of processor performance



• How can we turn up the clock rate?

GOAL OF PIPELINING









Device: Washer Function: Fill, Agitate, Spin Washer_{PD} = 30 mins

Device: Dryer Function: Heat, Spin Dryer_{PD} = 60 mins

ONE LOAD AT A TIME

Everyone knows that the real reason that UNC students put off doing laundry so long is *not* because they procrastinate, are lazy, or even have better things to do.

The fact is, doing laundry one load at a time is not smart.

(sorry Mom, but you were wrong about this one!)

Step 1:





Total = Washer_{PD} + Dryer_{PD}
=
$$\frac{90}{1000}$$
 mins





DOING N LOADS OF LAUNDRY

Here's how they do laundry at Duke, the "combinational" way.

(Actually, this is just an urban legend. No one at Duke actually does laundry. The butler's all arrive on Wednesday morning, pick up the dirty laundry and return it all pressed and starched by dinner)



Total = N*(Washer_{PD} + Dryer_{PD}) = N*90 mins

Step 1:

Step 2:

Step 3:

Step 4:



DOING N LOADS ... THE UNC WAY

UNC students "pipeline" the laundry process.

That's why we wait!

Actually, it's more like N*GO + 30 if we account for the startup transient correctly. When doing pipeline analysis, we're mostly interested in the "steady state" where we assume we have an infinite supply of inputs.

Step 3:

Step 1:

Step 2:



RECALL OUR PERFORMANCE MEASURES

Latency:

The delay from when an input is established until the output associated with that input becomes valid.



Throughput:

The rate of which inputs or outputs are processed.

(Duke Laundry = <u>1/90</u> (UNC Laundry = <u>1/60</u> outputs/min) (UNC Laundry = <u>1/60</u> outputs/min) Fine per load

OKAY, BACK TO CIRCUITS ...





For combinational logic: latency = t_{PD'} throughput = 1/t_{PD} We can't get the answer faster, but are we making effective use of our hardware at all times?



PIPELINED CIRCUITS

use registers to hold H's input stable!





Now F & G can be working on input X_{i+1} while H is performing its computation on X. We've created a 2-stage *pipeline*: P(X) if we have a valid input X during clock cycle j. P(X) is valid during clock j+2.

Suppose F, G, H have propagation delays of 15, 20, 25 ns and we are using ideal zero-delay registers ($t_s = 0, t_{pd} = 0$):



PIPELINE DIAGRAMS



A pipeline diagram is just a depiction of what inputs are being processed during a given clock period. The results associated with a particular set of input data move *diagonally* through the diagram, progressing through one pipeline stage on each clock cycle.

X–

PIPELINE CONVENTIONS



DEFINITION:

A K-Stage Pipeline ("K-pipeline") is an acyclic circuit having exactly K registers on every path from an input to an output.

A COMBINATIONAL CIRCUIT is thus a O-stage pipeline. CONVENTION:

Every pipeline stage, hence every K-Stage pipeline, has a register on its OUTPUTS (as opposed to, alternatively, its inputs).

ALWAYS:

The CLOCK common to all registers *must* have a period sufficient to allow for the propagation delays of all combinational paths PLUS (input) register's t_{PD} PLUS (output) register's t_{SETUP} .

The LATENCY of a K-pipeline is K times the period of the clock common to all registers.

The THROUGHPUT of a K-pipeline is the frequency of the clock.

PIPELINING SUMMARY

Advantages:

- Higher throughput than combinational system
- Different parts of the logic work on different parts of the problem ...

Disadvantages: - Generally, increases latency - Only as good as the *weakest* link (often called the pipeline's BOTTLENECK) Isn't there a way around this "weak link" problem?





How to work around a bottleneck.



First, find a place with twice as many dryers as washers.



THIS IS CALLED "INTERLEAVING"

One way to overcome a pipeline bottleneck is to **replicate the critical element** as many times as needed and *alternate* inputs between the various copies.

N-way interleaving is equivalent to how many pipeline Stages? ____





BETTER YET ... PARALLELISM





HOW TO PIPELINE THIS?

A CPU is a digital circuit like any other. Thus, we should be able to pipeline it to increase its throughput.

However, there are a few tricky issues.

- It already has registers that get updated on each clock (register file, PSR, and PC)
- It has feedback, the ALU or
 Data Memory outputs are routed back to the register file



17

ALU operation Write-back register

Execute:

Fetch: Instruction memory access Decode:

Decode instructions Get register operands

A simple 3-stage pipeline:

OUR GOAL





HOW INSTRUCTIONS FLOW



18

Consider the following instruction sequence:

Progress in a three-stage pipeline

Once filled, at every clock there are 3 instructions at various stages of execution.

sub t1,t1,t2 addi t2,t2,2 andi t0,t0,1 slt t2,t2,t0

Time (in clock cycles)

i+1 i+2 i+3 i+4 i+5 i **Fetch** sub t1,t1,t2 addi t2.t2.2 andi t0,t0,1 slt t2,t2,t0 Source Pipeline operands are fetched in sub t1,t1,t2 addi t2 t2,2 andi t0 t0,1 slt t2,t2,t0 Decode this stage sub 1,t1,t2 addi t2,t2,2 andit0,t0,1 Execute slt t2.t2.t0 Destination operands are 🔍 ٢/ updated in this stage 1/07/2022 Comp 311 - Fall 2022

NEXT TIME

• Three pipeline registers on every datapath from the instruction memory's output to the register file's write data port.

Can it be

this easy?

• How much 'faster?



Comp 311 - Fall 2022