## SYNCHRONOUS LOGIC

1) Sequential Logic
2) Synchronous Design
3) Synchronous Timing Analysis
4) Single Clock Design
5) Finite State Machines
6) Mealy and Moore
7) State Transition Diagrams


ROAD Traveled so far...


Our motto: Sweat the details once, and then put a box around it!

SOMETHING WE CAN'T BUILD

What if you were given the following system design specification?

$10 / 13 / 22$
When the button is pushed:

1) Turn on the light if it is off
2) Turn off the light if it is on
light

The light should change state within a second of the button press

What makes this system so different from those we've discussed before?

1. "State" - ie. the circuit has memory
2. The output was changed by a input "event" (pushing a button) rather than an input "value"

Comp 311 - Fall 2022

## "SEqUENTIAL" = STATEFUL



Plan: Build a Sequential Circuit with stored digital STATE -

- MEMORY stores CURRENT state
- Combinational Logic computes
- the NEXT state (Based on inputs \& current state)
- the outputs (Based on inputs and/or current state)
- State changes on LOAD control input

Didn't we develop some memory devices last time?

"SYNCHRONOUS" SINGLE-CLOCK LOGKC
Questions for register-based designs:


$$
\begin{aligned}
& t_{1}=t_{\mathrm{CD}, \mathrm{reg} 1}+t_{\mathrm{cD}, \mathrm{~L}} \geq \mathrm{t}_{\mathrm{HOLD}, \text { reg2 }} \\
& \mathrm{t}_{2}=\mathrm{t}_{\mathrm{PD}, \mathrm{reg} 1}+\mathrm{t}_{\mathrm{PD}, \mathrm{~L}} \leq \mathrm{t}_{\mathrm{CLK}}-t_{\mathrm{SETUP}, \text { reg } 2}
\end{aligned}
$$

- How much time for useful work (i.e. for combinational logic delay)?
- Does it help to guarantee a minimum $t_{C D}$ ? How bout designing registers so that $t_{\text {CD,reg }} \geq \dagger_{\text {HOLD,reg }} ?$
- What happens if CLK signal doesn't arrive at the two registers at exactly the same time (a phenomenon known as "clock skew")?

Minimum Clock Period : $\mathrm{t}_{\mathrm{CLK}} \geq \mathrm{t}_{\mathrm{PD}, \text { reg1 }}+\mathrm{t}_{\mathrm{PD}, \mathrm{L}}+\mathrm{t}_{\mathrm{SETUP}, \text { reg2 }}$

## EXAMPLE: SYNCHRONOUS TIMING



Questions:

1. $\mathrm{t}_{\mathrm{CD}}$ for the ROM?
$\mathbf{t}_{\mathrm{cD}, \mathrm{REG}}+\mathrm{t}_{\mathrm{cD,ROM}}>\mathrm{t}_{\mathrm{H}, \mathrm{REG}}$
1 ns $+t_{\text {CD,ROM }}>2$ ns $\mathrm{t}_{\mathrm{cD}, \mathrm{ROM}}>1 \mathrm{nS}$
2. Min. clock period?
$t_{\text {CLK }}>\mathrm{t}_{\mathrm{PD}, \mathrm{REG}}+\mathrm{t}_{\mathrm{PD}, \mathrm{ROM}}+\mathrm{t}_{\mathrm{s}, \mathrm{REG}}$
$t_{\text {CLK }}>3$ ns +5 ns $+2 n S$
$t_{\text {cLK }}>10 \mathrm{nS}$
3. Constraints on inputs?

## SYNCHRONOUS SINGLE-CLOCK DESIGN

 Sequential $\neq$ SynchronousHowever, Synchronous $=A$ recipe for robust sequential circuits:


- No combinational cycles (other than those already inside the registers)
- Only cares about values of combinational circuits just before rising edge of clock - Clock period greater than every combinational delay
- Changes state after all logic transitions have stopped!

DESIGNING SEQUENTIAL LOGK
Sequential logic is used when the solution to some design problem involves a sequence of steps:

How to open digital combination lock w/ 3 buttons ("start', " 0 " and " 1 "):

Step : press "start' button
step 2: press " 0 " button
Step 3: press " 1 " button
Step 4: press ' 1 " button
step 5: press "O" button


Information remembered between steps is called state. Might be just what step we're on or might include results from earlier steps we'll need to complete a later step.

## Implementing a "State Machine"

| Current State "start" "1" "0" |  |  |  |  |  | Next State unlock |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| This flavor of "truth-table" is called a 'state-transition table" | --- |  | 1 | --- | --- | start | 0 | 000 |
|  | start | 000 | 0 | 0 | 1 | digit1 | 0 | 001 |
|  | start | 000 | 0 | 1 | 0 | error | 0 | 101 |
|  | start | 000 | 0 | 0 | 0 | start | 0 | 000 |
|  | digit1 | 001 | 0 | 1 | 0 | digit2 | 0 | 010 |
|  | digit1 | 001 | 0 | 0 | 1 | error | 0 | 101 |
|  | digit1 | 001 | 0 | 0 | 0 | digit1 | 0 | 001 |
|  | digit2 | 010 | 0 | 1 | 0 | digit3 | 0 | 011 |
|  | digit3 | 011 | 0 | 0 | 1 | unlock | 0 | 100 |
|  | unlock |  | 0 | 1 | 0 | error | 1 | 101 |
|  | unlock |  | 0 | 0 | 1 | error | 1 | 101 |
|  | unlock | 100 | 0 | 0 | 0 | unlock | 1 | 100 |
|  | error | 101 | 0 | --- |  | error | 0 | 101 |

## now, We DO IT WITh hardware!



Trigger update periodically ("clock")

## a finite state machine



## A Finite State Machine has:

- $k$ States $S_{1}, S_{2}, \ldots S_{k}$ (one is the "initial" state)
- m inputs $I_{1}, I_{2}, \ldots I_{m}$
- $n$ outputs $\mathrm{O}_{1}, \mathrm{O}_{2}, \ldots \mathrm{O}_{\mathrm{n}}$
- Transition Rules, $S^{\prime}\left(S_{i}, I_{1}, I_{2}, \ldots I_{m}\right)$ for each state and input combination
- Output Rules, $\mathrm{O}\left(\mathrm{S}_{\mathrm{i}}\right)$ for each state


## discrete state, discrete Time



Clock $\sqrt{\square} \sqrt{\square} \sqrt{\square} \sqrt{\square}$



| Clock | Clock | Clock | Clock | Clock |
| :---: | :---: | :---: | :---: | :---: |
| Period | Period | Period | Period | Period |
| 1 | 2 | 3 | 4 | 5 |

## State Transition diagrams



EXAMPLE STATE DIAGRAMS


MOORE Machine: Outputs on States


MEALY Machine: Outputs on Transitions

Arcs leaving a state must be:
(1) mutually exclusive can only have one choice for any given input value
(2) collectively exhaustive every state must specify what happens for each possible input combination. "Nothing happens" means arc back to itself.

## next time

Counting state machines


