MEMORY, LATCHES, + REGISTERS


1) Structured Logic Arrays
2) Memory Arrays
3) Transparent Latches
4) Saving a few bucks at toll booths
5) Edge-triggered Registers

## General table Lookup synthesis

AB


Generalizing:
Remember from a few lectures ago that, in theory, we can build any t-output combinational logic block with multiplexers.
For an $N$-input function we need $a_{2} \underline{2}^{N}$ - input multiplexer.
BIG Multiplexers? How about 10-input function? 20-input?

## Mux Guts



Multiplexers can be partitioned into two sections.

A DECODER that identifies the desired input,and
a SELECTOR that enables that input onto the output.

Hmmm, by sharing the decoder part of the logic Muxs could be adapted to make lookup tables with any number of outputs

## a new combinational device



## DECODER:

k SELECT inputs,
$\mathrm{N}=\mathbf{2}^{\mathrm{k}}$ DATA OUTPUTs.
Selected D HIGH; all others LOW.


We can build a 2-dimensional ARRAY of decoders and selectors as follows ...

## SHARED DECODING LOGIC

There's an extra level of inversion that isn't necessary in the logic. However, it reduces the "load" on the module driving this one.


We can build a general purpose "table-lookup" device called a Read-Only Memory (ROM), from which we can implement any truth table and, thus, any combinational device
Made from PREWIRED connections $\bigcirc$, and CONFIGURABLE connections that can be either connected or not connected $\bigcirc$.

## ROM IMPLEMENTATION DETAILS



LOGIC ACCORDING TO RUMS

ROM ignore the structure of combinational functions

- Size, layout, and design are independent of function
- Any Truth table can be "programmed" by minor reconfiguration:
- Metal layer (masked ROM)
- Fuses (Field-programmable PROMs)
- Charge on floating gates (EPROMs) ... etc.
Model: LOOK UP value of function in truth table...
inputs: "ADDRESS" of a T.T. entry,
ROM SIZE = \# TT entries...
for an $N$-input boolean function, size $=-2^{N} \times$ \#outputs


## EXAMPLE: 7-SIDED DIE

What nature can't provide... electronics can (and with the same number of LEDs!).

We want to construct a die with the following sides:


An array of LEDs, labeled as follows, can be used to display the outcome of the die:
(T)
(U)
(v) $W$
(y)
z

## ROM-BASED DESIGN

Truth Table for a 7 -sided Die


Once we've written out the truth table we've basically finished the design

Possible optimizations:

- Eliminate redundant outputs
- Addressing tricks



## A Simple rom implementation



| A | B | C | T/Z | U/Y | V/X | W |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |  |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |  |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |

That was Easy!
ROMs are even more flexible than
Muxes, because you can design the H/W first, and figure out the logic later!

This is the essence of programmability: "LATE-BINDING" logic specification.

## "Proqrampable" LOOK-UP TABLES

Remember, EVERY combinational circuit can be expressed as a lookup table. As a result a ROM is a universal logic device. Unfortunately, the ROMs we've built thus far are "HARDWIRED". That is, the function that they compute is encoded by the pull-down transistors that are built into the OR-plane of the ROM. What we'd really like is a combinational gate that could be reconfigured dynamically. For this we'll need some form of storage.


## ANALOG STORAGE: USING CAPACITORS

We've chosen to encode information using voltages and we know from physics that we can "store" a voltage as "charge" on a capacitor:


Drive bit line, turn on access FET, force storage cap to new voltage To read:

Pros:

- compact!

Cons:

- it leaks! $\Rightarrow$ refresh
- complex interface
- reading a bit, destroys it
(you have to rewrite the value after each read)
- it's NOT a digital circuit

This storage circuit is the basis for commodity DRAMs
precharge bit line, turn on access FET, detect (small) change in bit line voltage

## DYNAMIC MEMORY



## A "Digital" Storace element

It's also easy to build a settable DIGITAL storage element (called a latch) using a MUX and FEEDBACK:


## A LOOK UNDER THE COVERS

Let's take a quick look at the equivalent circuit for our Mux when the gate is LOW (the feedback path is active)



This storage circuit is the basis for commodity SRAMs


Advantages:

1) Maintains remembered state for as long as power is applied.
2) State is DIGITAL

Disadvantage:

1) Requires more transistors

## WHY DOES FEEDBACK = STORAGE?

BIG IDEA: use positive feedback to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!


Result: a bistable storage element

Not affected


Three solutions:

- two end-points are stable
- middle point is unstable



## STATIC D LATCH



Positive latch



Negative latch
What is the difference?

"static" means latch will hold data (ie., value of $Q$ ) while $G$ is inactive, however long that may be.

## A DYNAMIC DISCIPLINE

Design of sequential circuits MUST guarantee that inputs to sequential devices are valid and stable during periods when they may influence state changes. This is assured with additional timing specifications.
$>t_{\text {PULSE }}$
 These timing specs relate changes in inputs to changes in

minimum contamination delay
the soonest that an output will change in response to an input changing maximum propagation delay
 the latest that an output will become valid in response to an input changing

## These relate to

 changes between inputsguarantee $G$ is active for long enough for latch to capture data
$\mathrm{t}_{\text {SETUP }}$ : setup time
guarantee that $D$ value has propagated through feedback path before latch closes
$t_{\text {HoLD }}$ : hold time
guarantee latch is closed and $Q$ is stable before allowing $D$ to change

## Storace aldone is nat enduch!

We need to


## FLAKEY CONTROL SYSTEMS

Here's a strategy for saving 2 bucks the next time you find yourself at a toll booth!

## FLAKEY CONTROL SYSTEMS

Here's a strategy for saving 2 bucks the next time you find yourself at a toll booth!

## FLAKEY CONTROL SYSTEMS

Here's a strategy for saving 2 bucks the next time you find yourselt toll booth

WARNING:
Professional
Drivers used!
Don't try this
At home!

## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time.


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time.


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time.


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)

## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)

## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time.


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time.


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)

## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)

## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time.


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time.


## ESCAPEMENT STRATEGY

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell the toll folks)


KEY: At no time is there an open path through both gates...

EDGE-TRIGGERED FLIP FLOP
lOGICAL "ESCAPEMENT"


Observations:

Transitions mark instants, not intervals
8

- only one latch "transparent" at any time
- primary closed when replica is open (CLK is high)
- replica closed when primary is open (CLK is low)
- no combinational path through flip flop
- Q only changes shortly after $O \rightarrow 1$ transition of CLK, so flip flop appears to be "triggered" by rising edge of CLK


## FLIP-FLAP TIMINE



Transitions from low-to-high are a positive "edge"


TWO ISSUES


- Must allow time for the input's value to propagate to the Primary's output while CLK is LOW.
- This is called "SET-UP" time (How long a D input must valid before the clock rises)
- Must keep the input stable, just after CLK transitions to HIGH. This is insurance in case the Replica's gate opens just before the Primary's gate closes.
- This is called "HOLD-TMME"
(How long a D input must 'remain" valid after the clock rises)
- Can be zero (or even negative!)
- Assuring "set-up" and "hold" times is what limits a computer's performance


## FLIP-FLOP TIMING SPECS


$\mathrm{t}_{\mathrm{PD}}$ : maximum propagation delay, CLK $\rightarrow \mathbf{Q}$
$\mathrm{t}_{\text {SETUP }}$ : setup time
guarantee that $D$ has propagated through feedback path before primary closes
$t_{\text {HOLD }}$ : hold time
guarantee primary is closed and data is stable before allowing $D$ to change

## SUMMARY

- Regular Arrays can be used to implement arbitrary logic functions
- ROMs decode every input combination (fixed-AND array) and compute the output for it (customized-OR array)
- Memories
- ROMs are HARDWIRED memories
- RAMs include storage elements at each WORD-line and BIT-line intersection
- dynamic memory: compact, only reliable short-term
- static memory: controlled use of positive feedback
- Level-sensitive D-latches for static storage
- Dynamic discipline (setup and hold times)

