




ARITHMETIC CIRCUITS

Didn't I learn how to do addition in second grade? UNC courses aren't what they used to be...




$$\begin{array}{r} 01011 \\ +00101 \\ \hline 10000 \end{array}$$

Finally, time to build some serious functional blocks



We'll need a lot of boxes



- How to add and subtract using combinational logic
- Setting flags
- Adding faster



BINARY ADDITION


Here's an example of binary addition as one might do it by "hand":

Adding two N-bit numbers produces an (N+1)-bit result


$$\begin{array}{r}
 10 \\
 A: 1101 \\
 B: + 0101 \\
 \hline
 10010
 \end{array}$$

Carries from previous column

Let's start by building a block to add one column:
This functional block is called a "Full-adder"



Then we can cascade them to add two numbers of any size...





DESIGN OF A "FULL ADDER"

- 1) Start with a truth table:
- 2) Write down equations for the "1" outputs

$$\begin{aligned}C_0 &= (!C_i \& A \& B) \mid (C_i \& !A \& B) \\ &\quad \mid (C_i \& A \& !B) \mid (C_i \& A \& B) \\ S &= (!C_i \& !A \& B) \mid (!C_i \& A \& !B) \\ &\quad \mid (C_i \& !A \& !B) \mid (C_i \& A \& B)\end{aligned}$$

- 3) Simplifying a bit

$$\begin{aligned}C_0 &= (C_i \& (A \mid B)) \mid (A \& B) \\ S &= C_i \wedge A \wedge B\end{aligned}$$


$$\begin{aligned}C_0 &= (C_i \& (A \wedge B)) \mid (A \& B) \\ S &= C_i \wedge (A \wedge B)\end{aligned}$$

C_i	A	B	C_o	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



AS A LOGIC DIAGRAM

- Our equations:
$$CO = (CI \& (A \wedge B)) \mid (A \& B)$$
$$S = CI \wedge (A \wedge B)$$
- A little tricky, but finally
Only 5 gates/bit






AN ASIDE: WHY FULL ADDER?

Suppose you don't want/need a carry-in?

Then you get a
"half adder"
with 2 inputs
and 2 outputs:




A	B	CO	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

- Half-adder equations:

$$CO = A \& B$$

$$S = A \wedge B$$






SUBTRACTION: $A - B = A + (-B)$

- Recall the trick was to "complement and add 1"
- How to complement?

\sim = bitwise complement



- So now a unit that can either add or subtract





CONDITION FLAGS

Besides the sum, one often wants four other bits of information from an arithmetic unit, the condition flags.

Z (zero): result is = 0

big NOR gate

N (negative): result is < 0

S_{31}

C (carry): indicates the most significant bit produced a carry, e.g., "1 + (-1)"

CO_{31} (of last FA)

V (overflow): indicates an unexpected change in sign
e.g., " $(2^{30} - 1) + 1$ "

$(A_{31} \& B_{31} \& !S_{31}) \mid (!A_{31} \& !B_{31} \& S_{31})$

-- or --

$CO_{31} \wedge CO_{30}$

How condition flags are used in conditional execution

Signed comparison:

H $N \wedge V$

eq Z

ne !Z

ge $!(N \wedge V)$

Unsigned comparison:


Hu !C (same as cc)

geu C (same as cs)




HOW FAST IS AN ADD?

Determined by T_{pd} of the FA chain



Worse-case path: carry propagation from LSB to MSB, e.g., when adding 1 to 1.




$$t_{PD} = (t_{PD,XOR} + t_{PD,AND} + t_{PD,OR}) + (N-2) * (t_{PD,OR} + t_{PD,AND}) + t_{PD,XOR} \approx \Theta(N)$$



WE CAN ADD "MUCH" FASTER

Using more gates we can speed up adding considerably if we add 2 "free" extra outputs from our adder

- **P**, Propagate, means the carry-out depends entirely on the carry-in
- **G**, generates a carry-out regardless of the carry-in




C_i	A	B	C_o	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



CARRY-SKIP ADDERS

If all full adders in a contiguous block have their Propagate true, then the incoming carry-in can "skip" over the entire block!

Requires extra AND gates and a MUX, but reduces the worst case add-time






FULL CARRY-LOOKAHEAD

The fastest adders use full carry look-ahead.

- Given the P s and G s of a block, one can simultaneously compute the carry-ins for all bits as well as the block using the 3-level SOP methods discussed last lecture.



- Results in an $\Theta(\log_2(N))$, T_{pd} , like an N -input AND gate, using $\approx 2x$ more gates



NEXT TIME

We get shifty, no, Bool!

