## Physical bits: Transistars and LOGIC



- Encoding bits with voltages
- The "Digital" contract
- Digital processing elements
- Gates
- Transistors
- Building gates with transistors
- First midterm next Tuesday. No space for a midterm study session.
- Extra Office hours today from 2-4pm

Where are we?

Things we know so far -

1) Computers process information
2) Information is measured in bits
3) Data can be represented as groups of bits
4) Computer instructions are encoded as bits
5) Computer instructions are just data
6) But, we don't want to deal with details of bits...

So we use ASSEMBLY Language
7) Even that is too low-level...

So we use COMPILER s to generate assembly code, and assemblers to generate the final bits ...


But, how are bits PROCESSED?

A SUBSTRATE FOR COMPUTATION

We can build devices for processing and representing bits using almost any physical phenomenon


USInG electromacnetic Phendmena

Some EM things we could encode bits with:
voltages phase
currents frequency
With today's technologies voltages are most often used. Voltage pros:
easy generation, detection voltage changes can be very fast lots of engineering knowledge Voltage cons:
easily affected by environment $D C$ connectivity required?
$R \& C$ effects slow things down


## representing Information with voltages

Representation of each point $(x, y)$ in a $B \& W$ Picture:

O volts:
I volt:
0.37 volts etc.

BLACK
WHITE
37\% Gray

Representation of a picture:
scan points in some prescribed raster order... generate voltage waveform

How much information at each point?

## INFORMATION PROCESSING = COMPUTATION

First, let's consider some processing blocks:


## LET'S BUILD A SYSTEM!


(Reality)

output

WHY DID OUR SYSTEM FAIL?

Why doesn't reality match theory?

1. COPY Operator doesn't work right
2. INVERSION operator doesn't work right
3. Theory is imperfect
4. Reality is imperfect
5. Our system architecture stinks

ANSWER: all of the above!


Noise and inaccuracy are inevitable; we can't reliably reproduce infinite information-- we must design our system to tolerate some amount of error if it is to process information reliably.

## THE KEY TO SYSTEM DESIGN

A SYSTEM is a structure that is "guaranteed" to exhibit a specified behavior, assuming all of its components obey their specified behaviors.


How is this achieved? Through Contracts
Every system component will have clear obligations and responsibililies. If these are maintained we have every right to expect the system to behave as planned. If contracts are violated all bets are off.

## DIGITAL CONTRACTS

Why DIGITAL?
... because it keeps the contract mile! It's the price we pay for this rob


All the information that we transfer between components is only one crummy bit!

But, in exchange, we get reliable, modular, and reproducible systems.

## The digital abstraction



Keep in mind, the real world is not digital, we engineer it to behave that way. We coerce real physical phenomena to implement digital designs!

## a digital processing element

- A combinational device is a digital element that has
- one or more digital inputs
- one or more digital outputs
- a functional specification that details the value of

Static
Discipline each output for every possible combination of valid input values

- a timing specification consisting (at a minimum) an upper bound propagation delay, $t_{\text {pd }}$ on the required time for the device to compute the specified valid output values from an arbitrary set of stable, valid input values



## A COMbinational dicital system

A system of interconnected elements is combinational if

- each circuit element is combinational
- every input is connected to exactly one output or directly to some source of O's or l's
- the circuit contains no directed cycles

No feedback (yet!)
But, in order to realize digital processing elements we have one more requirement!

A definition for a VALID input and a VALID output!

VALID = NOISE MARGINS

- Key idea:

Don't allow "O" to be mistaken for a "I" or vice versa

- Use the same "uniform bit-representation convention", for every component in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "O" and "I".
- Ensure the valid input range is more tolerant (larger) than the valid output range
Our definition of valid does not preclude inputs and outputs from passing through invalid values. In fact, they must, but only during transitions. Our specifications allow
for this (ie. outputs are specified sometime ( $T_{\text {pt }}$ ) after after inputs become valid).



## Dicital processing elements

Some digital processing elements occur so frequently that we give them special names and symbols


Q: What is the point of a buffer? Doesn't a wire do the same thing? A: A buffer restores marginal digital signals, because the output is as good or "better" than the input (i.e. it solves that bad image problem from slide 7).


Comp 311 - Fall 2022

## Dicital Processing elements

Some digital processing elements occur so frequently that we give them special names and symbols


## HOW DO WE MAKE GATES?

- A controllable switch
is the common link of
all computing
technologies
- How do you control
voltages with a switch?
- By creating and opening paths between higher and lower
potentials



## N-CHANNEL FIELD-EFFECT TRANSISTORS (NFETS)



When the gate voltage is switch closes. Good at pulling things "low".

Operating regions:
cut-off:
$\mathrm{V}_{\mathrm{GS}}<\mathrm{V}_{\mathrm{TH}}$
linear:
$\mathbf{V}_{\text {GS }} \geq \mathbf{V}_{\text {TH }}$
$\mathbf{V}_{\text {DS }}<\mathbf{V}_{\text {Dsat }}$

saturation:

$$
\begin{aligned}
& \mathbf{V}_{\mathrm{GS}} \geq \mathrm{V}_{\mathrm{TH}} \\
& \mathbf{V}_{\mathrm{DS}} \geq \mathbf{V}_{\mathrm{Dsat}}
\end{aligned}
$$



## P-CHANNEL FIELD-EFFECT TRANSISTORS (PFETS)



## USING TRANSISTORS TO BUILD LOGIC GATES!



## CMOS INVERTER



## SCHEMATIC VS. PHYSICAL

These transistors are symbolic or schematic representations of actual devices that are fabricated by etching, diffusing impurties, and masking layers of silicon and metal.
a) Cross section
b) Top view

(a)
(b)

## "DIGITAL" TRANSISTOR ABSTRACTION

- Transistors are extremely flexible, but fickled analog devices.
- If we limit how we use them, (i.e. adopt the following conventions), they can act as robust digital devices.
- Which we can treat as a simple switch abstraction.



## COMPLEMENTARY PULLUPS AND PULLDOWNS

This is what the "C"
in CMOS stands for! We design components with complementary pullup
and pulldown logic (i.e., the pulldown should be "on" when the pullup is "off" and vice versa).

| pullup | pulldown | $F\left(I_{p} . . I_{n}\right)$ |
| :---: | :---: | :---: |
| on | off | driven "1" |
| off | on | driven "0" |
| on | on | driven " $X$ " - |
| off | off | no connection $\Omega$ |

Such devices are only QUAIT-DIGITALI

## CMOS LOMPLEMENTS

What a nice
$V_{\text {OH }}$ you have..


Thanks. It runs in the family..

On when $A$ is " 0 "


On when $A$ is " "" and $B$ is " $\mid$ ": $A \cdot B \quad O_{n}$ when $A$ is " 0 "or $B$ is " 0 ": $\bar{A}+\bar{B}$


On when $A$ is " "" or $B$ is " $\mid$ ": $A+B \quad O_{n}$ when $A$ is " 0 " and $B$ is " 0 ": $A \cdot B$

## A Two-Input LOGK GATE



What function does this gate compute?


## HERE'S ANOTHER...



What function does this gate compute?


General emos cate recipe

Step I. Figure out pulldown network that does what you want (ie the set of conditions where the output is ' $O$ ')

$$
\text { egg. } F=A *(B+C)
$$

Step 2. Walk the hierarchy replacing infers with pets, series subnets with parallel subnets, and parallel subnets with series subnets

Step 3. Combine pfet pullup network from Step 2 with infet pulldown network from step I to form fully-complementary CMOS gate.


But isn't it hard to wire it all up?


ONE LAST EXERCISE

Let's construct a gate to compute:

$$
F=\overline{A+B C}=\operatorname{NOT}(O R(A, A N D(B, C)))
$$

| $A$ | $B$ | $C$ | $F$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

Step 1: The pull-down network
Step 2: The complementary pull-up network

OBSERVATION: CMOS gates tend to be inverting! Precisely, one or more " 0 " inputs are necessary to generate a "l" output, and one or more "l" inputs are necessary to generate a " 0 " output. Why?

## NEXT TIME

Now that we can see what goes on inside of a single gate, we'll next use several them to compose larger systems that compute other logic functions.


