
#### PHYSICAL BITS: TRANSISTORS AND LOGIC





- Encoding bits with voltages
- The "Digital" contract
- Digital processing elements
- Gates
- Transistors
- Building gates with transistors
  - First midterm next
     Tuesday. No space for a midterm study session.
  - Extra Office hours today from 2-4pm

## WHERE ARE WE?



Things we know so far -

- ngs we know so far 
  1) Computers process information
- 2) Information is measured in bits
- 3) Data can be represented as groups of bits
- 4) Computer instructions are encoded as bits
- 5) Computer instructions are just data
- 6) But, we don't want to deal with details of bits ...

So we use ASSEMBLY Language

7) Even that is too low-level...

So we use COMPILERs to generate assembly code, and assemblers to generate the final bits ...

But, how are bits PROCESSED?




## A SUBSTRATE FOR COMPUTATION




We can build devices for processing and representing bits using almost any physical phenomenon


Wait! Some of those might have potential...





- magnetic flux
- trained elephants
- falling water
- turning gears
- DNA sequences
- polarization of a photon





Magnetic flux

 $\otimes \otimes \otimes \otimes \otimes \otimes \otimes$ 

# USING ELECTROMAGNETIC PHENOMENA



Some EM things we could encode bits with:

voltages phase

currents frequency

With today's technologies voltages are most often used.

Voltage pros:

easy generation, detection voltage changes can be very fast lots of engineering knowledge

Voltage cons:

easily affected by environment DC connectivity required?

R & C effects slow things down

## REPRESENTING INFORMATION WITH VOLTAGES



Representation of each point (x, y) in a B&W Picture:

O volts: BLACK

1 volt: WHITE

0.37 volts: 37% Gray

etc.



Representation of a picture:

Scan points in some prescribed raster order... generate voltage waveform

How much information at each point?

#### INFORMATION PROCESSING = COMPUTATION



First, let's consider some processing blocks:














## LET'S BUILD A SYSTEM!





output

## WHY DID OUR SYSTEM FAIL?



Why doesn't reality match theory?

- 1. COPY Operator doesn't work right
- 2. INVERSION operator doesn't work right
- 3. Theory is imperfect
- 4. Reality is imperfect
  5. Our system architecture stinks

#### ANSWER: all of the above!

Noise and inaccuracy are inevitable; we can't reliably reproduce infinite information -- we must design our system to tolerate some amount of error if it is to process information reliably.

## THE KEY TO SYSTEM DESIGN



A SYSTEM is a structure that is "guaranteed" to exhibit a specified behavior, assuming all of its components obey their specified behaviors.

How is this achieved? Through Contracts

Every system component will have clear obligations and responsibilities. If these are maintained we have every right to expect the system to behave as planned. If contracts are violated all bets are off.

#### DIGITAL CONTRACTS



Why DIGITAL?

... because it keeps the contract

It's the price we pay for this roby

Contract

I will only output

1's and 0's, and
they will be 600b


All the information that we transfer between components is only one crummy bit!

But, in exchange, we get reliable, modular, and reproducible systems.

1's and 0's, and they will be GOOD 1's and 0's. Yet, I will tolerate inputs that are not quite up to my high standards.

#### THE DIGITAL ABSTRACTION






Keep in mind, the real world is not digital, we engineer it to behave that way. We coerce real physical phenomena to implement digital designs!

#### A DIGITAL PROCESSING ELEMENT



- · A combinational device is a digital element that has
  - one or more digital inputs
  - one or more digital outputs
  - a functional specification that details the value of each output for every possible combination of valid input values
  - a timing specification consisting (at a minimum) an upper bound propagation delay, t<sub>pd</sub>, on the required time for the device to compute the specified valid output values from an arbitrary set of stable, valid input values





9/22/2022

Static

## A COMBINATIONAL DIGITAL SYSTEM



A system of interconnected elements is combinational if

- each circuit element is combinational
- every input is connected to exactly one output or directly to some source of 0's or 1's
- the circuit contains no directed cycles

No feedback (yet!)

But, in order to realize digital processing elements we have one more requirement!

A definition for a VALID input and a VALID output!

#### VALID = NOISE MARGINS



- Key idea:
  - Don't allow "O" to be mistaken for a "I" or vice versa
- Use the same "uniform bit-representation convention", for every component in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "0" and "1".
- Ensure the valid input range is more tolerant (larger)
   than the valid output range

Our definition of valid does not preclude inputs and outputs from passing through invalid values. In fact, they must, but only during transitions. Our specifications allow for this (i.e. outputs are specified sometime  $(T_{\rm pd})$  after after inputs become valid).



Valid

— Invalid Output —

Forbidden Zone


Valid ","

volte

#### DIGITAL PROCESSING ELEMENTS



Some digital processing elements occur so frequently that we give them special names and symbols




Comp 311 - Fall 2022

#### DIGITAL PROCESSING ELEMENTS



Some digital processing elements occur so frequently that we give them special names and symbols




Comp 311 - Fall 2022

## HOW DO WE MAKE GATES?



- A controllable switch is the common link of all computing technologies
- How do you control voltages with a switch?
- By creating and opening paths between higher and lower potentials




## N-CHANNEL FIELD-EFFECT TRANSISTORS (NFETS)



Operating regions:  $G \longrightarrow G \longrightarrow G \longrightarrow V_{cs}$ 

When the gate voltage is "high", the switch closes. Good at pulling things "low".





#### linear:

$$V_{GS} \ge V_{TH}$$
 $V_{DS} < V_{Dsat}$ 
 $S \longrightarrow W \longrightarrow V$ 

saturation:

$$V_{GS} \ge V_{TH}$$
 $V_{DS} \ge V_{Dsa}$ 






## P-CHANNEL FIELD-EFFECT TRANSISTORS (PFETS)



Operating regions:



When the gate voltage is "low", the switch closes. Good at pulling things "high".

cut-off: 
$$V_{GS} > V_{TH}$$
 S —

linear:


$$V_{GS} \le V_{TH}$$
 $V_{DS} > V_{Dsat}$ 




 $\setminus$  V $_{\sf GS}$  - V $_{\sf TH}$ 

saturation:


$$V_{GS} \le V_{TH}$$
  
 $V_{DS} \le V_{Dsa}$ 





#### USING TRANSISTORS TO BUILD LOGIC GATES!





#### CMOS INVERTER "0" "1" V<sub>out</sub>, **Valid Invalid** out "0" **Valid** "0" Valid "1" Valid "0" Only a narrow range of input voltages result in "invalid" output values. This diagram is greatly exaggerated (The invalid input region is actually MUCH inverter smaller)!

Comp 311 - Fall 2022

9/22/2022


21


#### SCHEMATIC VS. PHYSICAL



These transistors are symbolic or schematic representations of actual devices that are fabricated by etching, diffusing impurties, and masking layers of silicon and metal.

- a) Cross section
- b) Top view






(a) Comp 311 - Fall 2022 (b)

## "DIGITAL" TRANSISTOR ABSTRACTION



- Transistors are extremely flexible, but fickled analog devices.
- If we limit how we use them, (i.e. adopt the following conventions), they can act as robust digital devices.
- Which we can treat as a simple switch abstraction.



#### COMPLEMENTARY PULLUPS AND PULLDOWNS



This is what the "C" in CMOS stands for!

We design components with *complementary* pullup and pulldown logic (i.e., the pulldown should be "on" when the pullup is "off" and vice versa).

pullup	pulldown	F(I,,I,)
on	off	driven "1"
off	on	driven "0"
on	on	driven "X" 🛶
off	off	no connection 💆
		1

Convention: In general,

let's avoid these last
two cases.

When they are used, the resulting device is not STRICTLY following our STATIC DISCIPLINE (eg. Pass gates and storage devices).

Such devices are only QUASI-DIGITAL!



What a nice

V<sub>OH</sub> you have...


Thanks. It runs in the family...



On when A is "I"


On when A is "0"





On when A is "I" and B is "I": AB

On when A is "0" or B is "0": A+B




Series P connections:

On when A is "I" or B is "I": A+B

On when A is "0" and B is "0": AB

## A TWO-INPUT LOGIC GATE






What function does this gate compute?

Α	В	C
0	0	
0	1	
1	0	
1	1	

## HERE'S ANOTHER ...





What function does this gate compute?


Α	В	C
0	0	
0	1	
1	0	
1	1	

## GENERAL CMOS GATE RECIPE




Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is '0')


$$e.q., F = A*(B+C)$$



Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets



Step 3. Combine pfet pullup network from Step 2 with nfet pulldown network from Step 1 to form fully-complementary CMOS gate.



But isn't it hard to wire it all up?



## ONE LAST EXERCISE



Let's construct a gate to compute:

$$F = \overline{A+BC} = NOT(OR(A,AND(B,C)))$$


Α	В	С	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Step 1: The pull-down network

Step 2: The complementary pull-up network



OBSERVATION: CMOS gates tend to be inverting! Precisely, one or more "0" inputs are necessary to generate a "1" output, and one or more "1" inputs are necessary to generate a "0" output. Why?



## NEXT TIME



Now that we can see what goes on inside of a single gate, we'll next use several them to compose larger systems that compute other logic functions.

