## ASSEMBLING THE LAST FEW BITS



- More Assembly Practice
- Multiplication
- Division
- Calling procedures
- Usage conventions

Problem set \# is due one week from today

Meet in SNOI4 next Thursday

## LOAD AND STORES IN ACTION

An example of how loads and stores are used to access arrays.

C:
int sum = 0;
int values[10] $=\{1,3,5,7,9,11$, $13,15,17,19\}$;
int i;
for (i = 0; i < 10; i++)
sum += value[i];

```
Assembly:
\begin{tabular}{|c|c|c|c|}
\hline \multirow{6}{*}{loop:} & addi & x \(31, \mathrm{x} 0,10\) & \\
\hline & addi & \(\mathrm{x} 5, \mathrm{x} 0,0\) & \# x5 is i \\
\hline & slli & x6, x5, 2 & \\
\hline & lw & x6, values( \({ }^{6} 6\) ) & \# value[i] \\
\hline & \(1 w\) & x 7 , sum( x 0 ) & \# x5 is sum \\
\hline & add & x7, x7, x6 & \# sum += \\
\hline
\end{tabular}
value[i];
    sw \(\quad x 7, \operatorname{sum}(x 0)\)
    addi \(\quad \mathrm{x} 5, \times 5,1\)
    blt x5, x31,loop
*halt: jal x0,halt
sum: .word 0
values: .word \(1,3,5,7,9,11,13,15,17,19\)
```


## MISSING MATH INSTRUCTIONS

The RISC-V ISA includes integer multiplication and division as an extension to the RV321 minimal ISA called RV32M. This is because multiply and divide require significant additional $H / W$. These instructions can always be emulated, and cost is a consideration for embedded systems. Our miniRISCV simulator includes a subset of RV32M, the subset necessary to implement $C$.


## multiply

MUL: multiply registers

| Syntax: | mul rd,rs,rt |
| :--- | :--- |
| Encoding: | $\mathbf{0 0 0 0} \mathbf{0 0 1 t} \boldsymbol{t t t t}$ ssss s000 dddd d011 0011 |

Description:

$$
\operatorname{Reg}[d] \leftarrow \operatorname{Reg}[s] * \operatorname{Reg}[t]
$$

Multiply the contents of Reg[s] and Reg[t], and place the lower 32-bits of the product in Reg[d]. Overflows are ignored. MUL is binary and semantically compliant with the RV32M mul instruction.

Example: mul $\mathbf{x 5}, \mathbf{x 6}, \mathbf{x 7}$ \# Encoded as: 0x027302B3

## DIVIDE

DIV: divide registers
Syntax: div rd,rs,rt
Encoding: $\quad 0000$ 001t tttt ssss s100 dddd d011 0011
Description:
$\operatorname{Reg}[d] \leftarrow \operatorname{Reg}[s] / \operatorname{Reg}[t]$

Divide the contents of Reg[s] by Reg[t], and place the quotient in Reg[d]. A divisor of 0 does not generate an overflow, and the destination register $r$ d is set to all ones. DIV is binary and semantically compliant with the RV32M div instruction.

Example: div $x 7, x 5, x 6$ \# Encoded as: 0x0262C3B3

## REMAINDER

REM: remainder of a register quotient
Syntax: rem rd,rs,rt
Encoding: 0000 001t tttt ssss s110 dddd d011 0011
Description:

$$
\operatorname{Reg}[d] \leftarrow \operatorname{Reg}[s] \% \operatorname{Reg}[t]
$$

Divide the contents of Reg[s] by Reg[t], and place the remainder in Reg[d]. A divisor of 0 does not generate an overflow and the contents of the destination register $r d$ is set to the dividend, Reg[s]. REM is binary and semantically compliant with the RV32M rem instruction.

Example: rem x7,x5,x6 \# Encoded as: 0x0262E3B3

## ANOTHER INSTRUCTION

Recall that last lecture we discussed the virtues of relocatable code resulting from having PC-relative branch and jump instructions. However, there is still a problem with relocatable "data". For instance you might want to place a data structure in a code section and be able to relocate it without the need for Keeping track of the absolute addresses. Earlier RISC architectures, like MIPS, provided lui to construct addresses, but these were absolute addresses, so, in practice, almost all compilers would locate variables using a pointer scheme so they could be relocated. RISCV fixes this problem with a pc-relative lui-like instruction called auipc

auipc x10,next \# encoded as 0x00000517 next:

## AUIPC DETAILS

AUIPC: Add Upper Immediate to PC
Syntax: auipc rd,imm20
Encoding: iiiii iiii iiii iiiii iiii dddd d011 0011
Description:
Reg[d] $\leftarrow$ PC + sign_extend(imm20 << 12)
Adds the sign-extended 20 -bit immediate value, left-shifted by 12 bits, to the program counter, and writes the result to Reg[d].

Example: auipc x31,1024 \# Encoded as: 0x00400F97

Also, the combination of an auipc instruction and a jalr can transfer control (jump) to any memory location. Both branch and jump instructions have limited ranges.

## Pseudd-instructions

## Assembler directives

## FUNCTIONS AND PROCEDURE CALLS

Functions and procedures are essential components of code reuse. The also allow code to be organized into modules. A key components of procedures are they:

- can be called from anywhere by a caller, and, when finished, they return back to where they were called from
- can have their only local variables
- clean up behind themselves, they avoid creating unintended side-effects
- can call themselves to implement Recursive methods/functions



## SUPPORTING PROCEDURE CALLS

Reusable code also requires agreed upon conventions, such as where a caller's arguments can be found by the callee. These are actually not part of the ISA, they are part of a standard called the processor's "Application Binary Interface" or ABI.

## Basics of procedure calling:

1. Put parameters where the called procedure can find them

2. Transfer control to the procedure
3. Acquire the needed storage for procedure variables
4. Perform the expected calculation
5. Put the result where the caller can find them
6. Return control to the point just after where it was called

## REGISTER USE CONVENTIONS

By convention, the RISC-V registers are assigned to specific uses and names used in the ABI. These are supported by the assembler, and high-level languages. We'll use these names increasingly. Why have such conventions?

| x0/zero (always zero) |
| :---: |
| x1/ra (return address) |
| x2/sp (stack pointer) |
| x3/gp (global pointer) |
| x4/tp (thread pointer) |
| x5/t0 (temporary) |
| x6/t1 (temporary) |
| x7/t2 (temporary) |
| x8/fp (frame pointer) |
| x9/s1 (saved) |
| x10/a0 (argument/return value 1) |
| x11/a1 (argument/return value 2) |
| x12/a2 (argument) |
| x13/a3 (argument) |
| x14/a4 (argument) |
| x15/a5 (argument) |


| x16/a6 (argument) |
| :---: |
| x17/a7 (argument) |
| x18/s2 (saved) |
| x19/s3 (saved) |
| x20/s4 (saved) |
| x21/s5 (saved) |
| x22 (saved) |
| x23 (saved) |
| x24 (saved) |
| x25 (saved) |
| x26 (saved) |
| x27 (saved) |
| x28 (temporary) |
| x29 (temporary) |
| X30 (temporary) |
| X31 (temporary) |

## BASICS OF PROCEDURE CALLING



## That was a little too easy


addi t0, x0,1
bge t0, a0,return
addi t0,x0,a0
addi $a 0, a 0,-1$
jal ra,fact
mul a0,a0,t0
x0, ra

This time, things are really messed up.
The recursive call to fact ( ) overwrites the daved value of $x$ in +0 .


To make a bad thing worse, the ra is also overwritten.

I knew there was a reason that I avoid recursion.

## next time



- Stacks
- Contracts
- Writing serious code

