## Instruction set Architecture (ISA) III

Encoding of instructions raises some interesting choices...

- Trade offs: performance, compactness, programmability
- Uniformity. Should different instructions
- Be the same size (number of bits)?
- Take the same amount of time to execute?
- Trend: Uniformity. Affords simplicity, speed, pipelining.
- Complexity. How many different instructions? What level operations?
- Level of support for particular software operations: array indexing, procedure calls, "polynomial evaluate", etc
- "Reduced instruction Set Computer" (RISC) philosophy: simple instructions, optimized for speed
- Mix of Engineering \& Art...

RISC-V PROGRAMMING MODEL
a representative risc machine

Processor State (inside the CPU)

| $x 0=0$ |
| :---: |
| $x 1$ |
| $x 2$ |
| $x 3$ |
| $x 4$ |
| $x 5$ |
| $x 6$ |
| $x 7$ |
| $x 8$ |
| $x 9$ |


| x29 |
| :---: |
| x30 |
| x31 |

pc


In Comp 311 we'll use a subset of the RISC-V core instruction set as an example ISA (RV321).

Fetch/Execute loop:

- fetch Mem[PC]
- execute fetched instruction (may change PC!)
- $P C=P C+4$
- repeat!

RISC-V uses BYTE memory addresses. However, each instruction is 32 -bits wide. Each word contains four 8-bit bytes. Addresses of consecutive instructions (words) differ by 4.

RTSC-V MEMORY NITS

- Memory locations are addressable in different sized chunks8-bit chunks (bytes)16-bit chunks (shorts)32-bit chunks (words)64-bit chunks (longs/doubles)
- We also frequently need access to individual bits! (Instructions help with this)

- Every BYTE has a unique address (RISC-V is a byte-addressable machine)
- Most instructions are one word


## CONCOCTING AN INSTRUCTION SET



First Problem Set is Posted

RISL-V REGISTER NITS

- There are 32 named registers $[x 0, x 1, \ldots . x 31]$
- $x O$ is special. It always contains " $O$ " and, when used as a destination, the result is ignored
- The operands of most instructions are registers
- This means to operate on a variables in memory you must:
- Load the value/values from memory into a register
- Perform the instruction
- Store the result back into memory
- Going to and from memory can be expensive
A.KA a 'Load-store Architecture' ( $4 x$ to $20 x$ slower than operating on a register)
- Net effect: Keep variables in registers as much as possible!
- By convention most registers are dedicated to specific tasks


## BASIC RISL-V INSTRUCTIONS

- Instructions include various "fields" that encode combinations of OPCODES and arguments
- special fields enable extended functions
- several 5-bit OPERAND fields, for specifying the sources and destination of the operation, usually one of the 32 registers
- Embedded constants ("immediate" values) of various sizes,

The basic data-processing instruction formats:


## R-type data processinc

Instructions that process three-register arguments:


$$
\operatorname{add} \times 1, \times 2, \times 3
$$

Later we'll
introduce more R-type variants


R-type instructions
have the following template: is encoded as:
00000000001100010000000010110011

## ARITHMETIC INSTRUCTIONS

add $x 5, x 6, x 7$

$x 5 \leftarrow x 6+x 7$
Registers can contain either 32 -bit unsigned values or 32-bit 2's-complement signed values.
sub $x 6, x 7, x 28$

$\times 6 \leftarrow \times 7-\times 28$
Once more, either 32 -bit unsigned values or 32 -bit 2 's-complement signed values.
mule $\mathrm{x} 28, \mathrm{x} 5, \mathrm{x} 6$
$\rightarrow \times 28 \leftarrow \times 5 * \times 6$
Register contents are treated as signed-values and multiplied together.
The lower 32 -bits of the result are saved in the destination.
div $\times 7, \times 28, \times 6 \rightarrow \begin{aligned} & \times 7 \leftarrow \times 28 / \times 6 \\ & \text { The first source register is divided by the second. The result is saved }\end{aligned}$ in the destination. A divisor of 0 sets the destination to all 'I's
rem $x 6, x 28, x 6$
$\frac{0}{\Omega}$ $\times 6 \leftarrow \times 28 \% \times 6$
The remainder left after dividing by the first operand by the second is stored in the destination. A divisor of $O$ sets the result to the dividend.

Recall that the results of arithmetic operations can overflow, or in some cases aren't even possible, such as dividing by $O$. These RISC-V instructions act exactly like the $C$-language operators. A user must write code that detects the overflow condition. Just as they need to do in $C$.

## LOGK InSTRUCTIONS

Logical operations on words operate "bitwise", that is they are applied to corresponding bits of both source operands.

```
and x5,x6,x7
or x5,x6,x7
```




## I-TYPE DATA PROCESSING

Instructions that process one register and a constant:


1-type instructions
have the following template: is encoded as:
OPfunc3 rd,rs1,imm12

```
00001111111101010111001010010011
```

0x0ff57293

## SHIFTY SHIFT IMMEDIATES

RISC-V provides only 12 -bits for specifying an immediate constant value. The value is consistently treated as a signed 25 -complement number, thus providing an immediate range of $[-2048,2047]$. Shifts, are an exception to this rule. Shifts (slli, srli, srai) are limited to the range $[0,31]$, and this limited range is used to encode the difference between srli and srai.


## LEFT SHIFTS

Left shifts effectively multiply the contents of a register by $2^{5}$ where $s$ is the shift amount.
slli x10,x10,7 \# 0x00751513


## RIGHT SHIFTS

Right Shifts behave like dividing the contents of a register by $2^{5}$ where $s$ is the shift amount, if you assume the contents of the register are unsigned.
srli x11,x11,2


## ARITHMETIC RIGHT SHIFTS

Arithmetic right shifts behave like dividing the contents of a register by $2^{5}$ where $s$ is the shift amount, if you assume the contents of the register are signed.
srai $x 10, \times 10,2$

| x10 before:1111 1111 1111 1111 1111 1100 0000 |
| :--- |
| x10 |

## COMPARISON INSTRUCTIONS

- RISC-V has one basic comparison instruction:
set If Less Than that comes in 4 variations
- SLT set if less than; R-type
- SLTU set if less than "unsigned"; R-type
- SLTI set if less than immediate; I-type
- sLTUl set if less than "unsigned immediate; 1-type
- Sets rd to 'r' if the contents of $r$ sl is less than the contents of the second operand and to ' $O$ ' otherwise.


Don't II need other comparisons?

## MISSINC COMPARISONS

Using SLT and SLU you can create many other comparisons, such as the examples below:

| Comparison | Instruction |
| :--- | :--- |
| Set $r d$ if $r s<0$ | slt $r d, r s, x 0$ |
| Set $r d$ if $r s>0$ | slt $r d, x 0, r s$ |
| Set $r d$ if $r s<>0$ | sltu $r d, x 0, r s$ |
| Set $r d$ if $r s>=r t$ | slt $r d, r t, r s$ |

Comparisons are used to evaluate "conditional expressions" such as the test of an if statement or a while loop.

## next time

- We will examine more instruction types and capabilities
- Branching
- Jump and Link
- Loading from and storing
to memory
- special instructions

