

Encoding of instructions raises some interesting choices...

- Trade Offs: performance, compactness, programmability
- Uniformity. Should different instructions
  - Be the same size (number of bits)?
  - Take the same amount of time to execute?
  - Trend: Uniformity. Affords simplicity, speed, pipelining.
- Complexity. How many different instructions? What level operations?
  - Level of support for particular software operations: array indexing, procedure calls, "polynomial evaluate", etc
  - "Reduced Instruction Set Computer"
    (RISC) philosophy: simple instructions, optimized for speed
- Mix of Engineering & Art ...



#### RISC-V PROGRAMMING MODEL

A REPRESENTATIVE RISC MACHINE

#### Processor State (inside the CPV)

x0 = 0	
x1	A
x2	
x3	
x4	
x5	
x6	
x7	
x8	
x9	
:	I.
x29	
x30	
x31	
рс	



In Comp 311 we'll use a subset of the RISC-V core Instruction set as an example ISA (RV321).



RISC-V uses BYTE memory addresses. However, each instruction is 32-bits wide.. Each word contains four 8-bit bytes. Addresses of consecutive instructions (words) differ by 4.

# RISC-V MEMORY NITS

- Memory locations are addressable in different sized chunks
  - 8-bit chunks (bytes)
  - IG-bit chunks (shorts)
  - 32-bit chunks (words)
  - G4-bit chunks
    (longs/doubles)
- We also frequently need access to individual bits! (Instructions help with this)
- Every BYTE has a unique address
  (RISC-V is a byte-addressable machine)
- Most instructions are one word









#### First Problem Set is Posted

Comp 311 - Fall 2022

# RISC-V REGISTER NITS

- There are 32 named registers [x0, x1, .... x31]
- x0 is special. It always contains "0" and, when used as a destination, the result is ignored
- The operands of most instructions are registers
- This means to operate on a variables in memory you must:
  Load the value/values from memory into a register
  Perform the instruction
  - Store the result back into memory
- Going to and from memory can be expensive
  (4x to 20x slower than operating on a register)
- Net effect: Keep variables in registers as much as possible!
- By convention most registers are dedicated to specific tasks

5



AKA a

"1 and-store

Architecture"



# BASIC RISC-V INSTRUCTIONS



- Instructions include various "fields" that encode combinations of OPCODES and arguments
- special fields enable extended functions
- several 5-bit OPERAND fields, for specifying the sources and destination of the operation, usually one of the 32 registers
- Embedded constants ("immediate" values) of various sizes,

The basic data-processing instruction formats:

	31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 15 14 13 12	11 10 9 8 7	6 5 4 3 2 1 0
R-type:	func7 rs2	rs1 func3	rd	opcode
	31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 15 14 13 12	11 10 9 8 7	6 5 4 3 2 1 0
I-type:	imm12	rs1 func3	rd	opcode





#### Instructions that process three-register arguments:



## ARITHMETIC INSTRUCTIONS



add x5,x6,x7

sub x6,x7,x28

mul x28,x5,x6

div x7,x28,x6

rem x6,x28,x6

x5 ← x6 + x7 Registers can contain either 32-bit unsigned values or 32-bit 2's-complement signed values. x6 ← x7 - x28

Once more, either 32-bit unsigned values or 32-bit 2's-complement signed values.

- x28 ← x5 \* x6

Register contents are treated as signed-values and multiplied together. The lower 32-bits of the result are saved in the destination.

 $^-$  x7  $\leftarrow$  x28 / x6 The first source register is divided by the second. The result is saved in the destination. A divisor of 0 sets the destination to all is

- xG ← x28 % xG

The remainder left after dividing by the first operand by the second is stored in the destination. A divisor of 0 sets the result to the dividend.

Recall that the results of arithmetic operations can overflow, or in some cases aren't even possible, such as dividing by O. These RISC-V instructions act exactly like the C-language operators. A user must write code that detects the overflow condition. Just as they need to do in C.

# LOGIC INSTRUCTIONS



Logical operations on words operate "bitwise", that is they are applied to corresponding 0000 0000 0000 0000 1111 1111 0000 0000 x6: bits of both source operands. 0000 0000 0000 0000 1111 0000 1111 0000 x7: 0000 0000 0000 0000 1111 0000 0000 0000 x5: and x5, x6, x70000 0000 0000 0000 1111 1111 1111 0000 x5: x5, x6, x7 or xor x5, x6, x7 Commonly called 0000 0000 0000 0000 0000 1111 1111 0000 x5:

### I-TYPE DATA PROCESSING



Instructions that process one register and a constant:



# SHIFTY SHIFT IMMEDIATES



RISC-V provides only 12-bits for specifying an immediate constant value. The value is consistently treated as a signed 2s-complement number, thus providing an immediate range of [-2048, 2047]. Shifts, are an **exception** to this rule. Shifts (slli, srli, srai) are limited to the range [0,31], and this limited range is used to encode the difference between srli and srai.



08/25/2022

Comp 311 - Fall 2022

### LEFT SHIFTS



Left Shifts effectively multiply the contents of a register by 2<sup>s</sup> where s is the shift amount.

#### slli x10,x10,7 # 0x00751513



# RIGHT SHIFTS



Right Shifts behave like *dividing* the contents of a register by  $2^{s}$  where s is the shift amount, *if* you assume the contents of the register are *unsigned*.

#### srli x11,x11,2



# ARITHMETIC RIGHT SHIFTS



Arithmetic right shifts behave like *dividing* the contents of a register by 2<sup>s</sup> where s is the shift amount, *if* you assume the contents of the register are *signed*.

#### srai x10,x10,2



# COMPARISON INSTRUCTIONS



- RISC-V has one basic comparison instruction: set IF Less Than that comes in 4 variations
  - SLT set if less than; R-type
  - SLTU set if less than "unsigned"; R-type
  - SLTI set if less than immediate; I-type
  - SLTUI set if less than "unsigned immediate; I-type
- Sets rd to 'i' if the contents of rs1 is less than the contents of the second operand and to 'O' otherwise.



### MISSING COMPARISONS



Using SLT and SLU you can create many other comparisons, such as the examples below:

Comparison	Instruction
Set rd if rs < 0	slt rd,rs,x0
Set rd if rs > 0	slt rd,x0,rs
Set rd if rs <> 0	sltu rd,x0,rs
Set rd if rs >= rt	slt rd,rt,rs

Comparisons are used to evaluate "conditional expressions" such as the test of an if statement or a while loop.

## NEXT TIME

- We will examine more instruction types and capabilities
  - · Branching
  - Jump and Link
  - Loading from and storing to memory
  - Special instructions



13

17

